blob: 67a2f324a2749f9b52dd9e46046f07ccb0ecf1e5 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
Tom Duffycd4e8fb2005-06-27 14:36:37 -07003 * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
Roland Dreier99264c12005-07-07 17:57:18 -07004 * Copyright (c) 2005 Cisco Systems. All rights reserved.
Roland Dreier2a1d9b72005-08-10 23:03:10 -07005 * Copyright (c) 2005 Mellanox Technologies. All rights reserved.
6 * Copyright (c) 2004 Voltaire, Inc. All rights reserved.
Linus Torvalds1da177e2005-04-16 15:20:36 -07007 *
8 * This software is available to you under a choice of one of two
9 * licenses. You may choose to be licensed under the terms of the GNU
10 * General Public License (GPL) Version 2, available from the file
11 * COPYING in the main directory of this source tree, or the
12 * OpenIB.org BSD license below:
13 *
14 * Redistribution and use in source and binary forms, with or
15 * without modification, are permitted provided that the following
16 * conditions are met:
17 *
18 * - Redistributions of source code must retain the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer.
21 *
22 * - Redistributions in binary form must reproduce the above
23 * copyright notice, this list of conditions and the following
24 * disclaimer in the documentation and/or other materials
25 * provided with the distribution.
26 *
27 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
28 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
29 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
30 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
31 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
32 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
33 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
34 * SOFTWARE.
35 *
36 * $Id: mthca_dev.h 1349 2004-12-16 21:09:43Z roland $
37 */
38
39#ifndef MTHCA_DEV_H
40#define MTHCA_DEV_H
41
42#include <linux/spinlock.h>
43#include <linux/kernel.h>
44#include <linux/pci.h>
45#include <linux/dma-mapping.h>
46#include <asm/semaphore.h>
47
48#include "mthca_provider.h"
49#include "mthca_doorbell.h"
50
51#define DRV_NAME "ib_mthca"
52#define PFX DRV_NAME ": "
Roland Dreiercae54bd2005-06-27 14:36:46 -070053#define DRV_VERSION "0.06"
54#define DRV_RELDATE "June 23, 2005"
Linus Torvalds1da177e2005-04-16 15:20:36 -070055
Linus Torvalds1da177e2005-04-16 15:20:36 -070056enum {
57 MTHCA_FLAG_DDR_HIDDEN = 1 << 1,
58 MTHCA_FLAG_SRQ = 1 << 2,
59 MTHCA_FLAG_MSI = 1 << 3,
60 MTHCA_FLAG_MSI_X = 1 << 4,
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -070061 MTHCA_FLAG_NO_LAM = 1 << 5,
Roland Dreier68a3c212005-04-16 15:26:34 -070062 MTHCA_FLAG_FMR = 1 << 6,
63 MTHCA_FLAG_MEMFREE = 1 << 7,
64 MTHCA_FLAG_PCIE = 1 << 8
Linus Torvalds1da177e2005-04-16 15:20:36 -070065};
66
67enum {
68 MTHCA_MAX_PORTS = 2
69};
70
71enum {
Michael S. Tsirkin2e8b9812005-08-13 21:19:38 -070072 MTHCA_BOARD_ID_LEN = 64
73};
74
75enum {
Linus Torvalds1da177e2005-04-16 15:20:36 -070076 MTHCA_EQ_CONTEXT_SIZE = 0x40,
77 MTHCA_CQ_CONTEXT_SIZE = 0x40,
78 MTHCA_QP_CONTEXT_SIZE = 0x200,
79 MTHCA_RDB_ENTRY_SIZE = 0x20,
80 MTHCA_AV_SIZE = 0x20,
81 MTHCA_MGM_ENTRY_SIZE = 0x40,
82
83 /* Arbel FW gives us these, but we need them for Tavor */
84 MTHCA_MPT_ENTRY_SIZE = 0x40,
85 MTHCA_MTT_SEG_SIZE = 0x40,
86};
87
88enum {
89 MTHCA_EQ_CMD,
90 MTHCA_EQ_ASYNC,
91 MTHCA_EQ_COMP,
92 MTHCA_NUM_EQ
93};
94
Michael S. Tsirkin2a4443a2005-04-16 15:26:25 -070095enum {
96 MTHCA_OPCODE_NOP = 0x00,
97 MTHCA_OPCODE_RDMA_WRITE = 0x08,
98 MTHCA_OPCODE_RDMA_WRITE_IMM = 0x09,
99 MTHCA_OPCODE_SEND = 0x0a,
100 MTHCA_OPCODE_SEND_IMM = 0x0b,
101 MTHCA_OPCODE_RDMA_READ = 0x10,
102 MTHCA_OPCODE_ATOMIC_CS = 0x11,
103 MTHCA_OPCODE_ATOMIC_FA = 0x12,
104 MTHCA_OPCODE_BIND_MW = 0x18,
105 MTHCA_OPCODE_INVALID = 0xff
106};
107
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108struct mthca_cmd {
Roland Dreiered878452005-06-27 14:36:45 -0700109 struct pci_pool *pool;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700110 int use_events;
111 struct semaphore hcr_sem;
112 struct semaphore poll_sem;
113 struct semaphore event_sem;
114 int max_cmds;
115 spinlock_t context_lock;
116 int free_head;
117 struct mthca_cmd_context *context;
118 u16 token_mask;
119};
120
121struct mthca_limits {
122 int num_ports;
123 int vl_cap;
124 int mtu_cap;
125 int gid_table_len;
126 int pkey_table_len;
127 int local_ca_ack_delay;
128 int num_uars;
129 int max_sg;
130 int num_qps;
131 int reserved_qps;
132 int num_srqs;
133 int reserved_srqs;
134 int num_eecs;
135 int reserved_eecs;
136 int num_cqs;
137 int reserved_cqs;
138 int num_eqs;
139 int reserved_eqs;
140 int num_mpts;
141 int num_mtt_segs;
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -0700142 int fmr_reserved_mtts;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700143 int reserved_mtts;
144 int reserved_mrws;
145 int reserved_uars;
146 int num_mgms;
147 int num_amgms;
148 int reserved_mcgs;
149 int num_pds;
150 int reserved_pds;
Jack Morgenstein33033b72005-09-26 12:30:02 -0700151 u32 flags;
Roland Dreierda6561c2005-08-17 07:39:10 -0700152 u8 port_width_cap;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153};
154
155struct mthca_alloc {
156 u32 last;
157 u32 top;
158 u32 max;
159 u32 mask;
160 spinlock_t lock;
161 unsigned long *table;
162};
163
164struct mthca_array {
165 struct {
166 void **page;
167 int used;
168 } *page_list;
169};
170
171struct mthca_uar_table {
172 struct mthca_alloc alloc;
173 u64 uarc_base;
174 int uarc_size;
175};
176
177struct mthca_pd_table {
178 struct mthca_alloc alloc;
179};
180
Michael S. Tsirkin9095e202005-04-16 15:26:26 -0700181struct mthca_buddy {
182 unsigned long **bits;
183 int max_order;
184 spinlock_t lock;
185};
186
Linus Torvalds1da177e2005-04-16 15:20:36 -0700187struct mthca_mr_table {
188 struct mthca_alloc mpt_alloc;
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -0700189 struct mthca_buddy mtt_buddy;
190 struct mthca_buddy *fmr_mtt_buddy;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700191 u64 mtt_base;
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -0700192 u64 mpt_base;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700193 struct mthca_icm_table *mtt_table;
194 struct mthca_icm_table *mpt_table;
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -0700195 struct {
196 void __iomem *mpt_base;
197 void __iomem *mtt_base;
198 struct mthca_buddy mtt_buddy;
199 } tavor_fmr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700200};
201
202struct mthca_eq_table {
203 struct mthca_alloc alloc;
204 void __iomem *clr_int;
205 u32 clr_mask;
206 u32 arm_mask;
207 struct mthca_eq eq[MTHCA_NUM_EQ];
208 u64 icm_virt;
209 struct page *icm_page;
210 dma_addr_t icm_dma;
211 int have_irq;
212 u8 inta_pin;
213};
214
215struct mthca_cq_table {
216 struct mthca_alloc alloc;
217 spinlock_t lock;
218 struct mthca_array cq;
219 struct mthca_icm_table *table;
220};
221
Roland Dreierec34a922005-08-19 10:59:31 -0700222struct mthca_srq_table {
223 struct mthca_alloc alloc;
224 spinlock_t lock;
225 struct mthca_array srq;
226 struct mthca_icm_table *table;
227};
228
Linus Torvalds1da177e2005-04-16 15:20:36 -0700229struct mthca_qp_table {
230 struct mthca_alloc alloc;
231 u32 rdb_base;
232 int rdb_shift;
233 int sqp_start;
234 spinlock_t lock;
235 struct mthca_array qp;
236 struct mthca_icm_table *qp_table;
237 struct mthca_icm_table *eqp_table;
Roland Dreier08aeb142005-04-16 15:26:34 -0700238 struct mthca_icm_table *rdb_table;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700239};
240
241struct mthca_av_table {
242 struct pci_pool *pool;
243 int num_ddr_avs;
244 u64 ddr_av_base;
245 void __iomem *av_map;
246 struct mthca_alloc alloc;
247};
248
249struct mthca_mcg_table {
250 struct semaphore sem;
251 struct mthca_alloc alloc;
252 struct mthca_icm_table *table;
253};
254
255struct mthca_dev {
256 struct ib_device ib_dev;
257 struct pci_dev *pdev;
258
259 int hca_type;
260 unsigned long mthca_flags;
261 unsigned long device_cap_flags;
262
263 u32 rev_id;
Michael S. Tsirkin2e8b9812005-08-13 21:19:38 -0700264 char board_id[MTHCA_BOARD_ID_LEN];
Linus Torvalds1da177e2005-04-16 15:20:36 -0700265
266 /* firmware info */
267 u64 fw_ver;
268 union {
269 struct {
270 u64 fw_start;
271 u64 fw_end;
272 } tavor;
273 struct {
274 u64 clr_int_base;
275 u64 eq_arm_base;
276 u64 eq_set_ci_base;
277 struct mthca_icm *fw_icm;
278 struct mthca_icm *aux_icm;
279 u16 fw_pages;
280 } arbel;
281 } fw;
282
283 u64 ddr_start;
284 u64 ddr_end;
285
286 MTHCA_DECLARE_DOORBELL_LOCK(doorbell_lock)
287 struct semaphore cap_mask_mutex;
288
289 void __iomem *hcr;
290 void __iomem *kar;
291 void __iomem *clr_base;
292 union {
293 struct {
294 void __iomem *ecr_base;
295 } tavor;
296 struct {
297 void __iomem *eq_arm;
298 void __iomem *eq_set_ci_base;
299 } arbel;
300 } eq_regs;
301
302 struct mthca_cmd cmd;
303 struct mthca_limits limits;
304
305 struct mthca_uar_table uar_table;
306 struct mthca_pd_table pd_table;
307 struct mthca_mr_table mr_table;
308 struct mthca_eq_table eq_table;
309 struct mthca_cq_table cq_table;
Roland Dreierec34a922005-08-19 10:59:31 -0700310 struct mthca_srq_table srq_table;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700311 struct mthca_qp_table qp_table;
312 struct mthca_av_table av_table;
313 struct mthca_mcg_table mcg_table;
314
315 struct mthca_uar driver_uar;
316 struct mthca_db_table *db_tab;
317 struct mthca_pd driver_pd;
318 struct mthca_mr driver_mr;
319
320 struct ib_mad_agent *send_agent[MTHCA_MAX_PORTS][2];
321 struct ib_ah *sm_ah[MTHCA_MAX_PORTS];
322 spinlock_t sm_lock;
323};
324
325#define mthca_dbg(mdev, format, arg...) \
326 dev_dbg(&mdev->pdev->dev, format, ## arg)
327#define mthca_err(mdev, format, arg...) \
328 dev_err(&mdev->pdev->dev, format, ## arg)
329#define mthca_info(mdev, format, arg...) \
330 dev_info(&mdev->pdev->dev, format, ## arg)
331#define mthca_warn(mdev, format, arg...) \
332 dev_warn(&mdev->pdev->dev, format, ## arg)
333
334extern void __buggy_use_of_MTHCA_GET(void);
335extern void __buggy_use_of_MTHCA_PUT(void);
336
337#define MTHCA_GET(dest, source, offset) \
338 do { \
339 void *__p = (char *) (source) + (offset); \
340 switch (sizeof (dest)) { \
341 case 1: (dest) = *(u8 *) __p; break; \
342 case 2: (dest) = be16_to_cpup(__p); break; \
343 case 4: (dest) = be32_to_cpup(__p); break; \
344 case 8: (dest) = be64_to_cpup(__p); break; \
345 default: __buggy_use_of_MTHCA_GET(); \
346 } \
347 } while (0)
348
349#define MTHCA_PUT(dest, source, offset) \
350 do { \
Sean Hefty97f52eb2005-08-13 21:05:57 -0700351 void *__d = ((char *) (dest) + (offset)); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700352 switch (sizeof(source)) { \
Sean Hefty97f52eb2005-08-13 21:05:57 -0700353 case 1: *(u8 *) __d = (source); break; \
354 case 2: *(__be16 *) __d = cpu_to_be16(source); break; \
355 case 4: *(__be32 *) __d = cpu_to_be32(source); break; \
356 case 8: *(__be64 *) __d = cpu_to_be64(source); break; \
357 default: __buggy_use_of_MTHCA_PUT(); \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700358 } \
359 } while (0)
360
361int mthca_reset(struct mthca_dev *mdev);
362
363u32 mthca_alloc(struct mthca_alloc *alloc);
364void mthca_free(struct mthca_alloc *alloc, u32 obj);
365int mthca_alloc_init(struct mthca_alloc *alloc, u32 num, u32 mask,
366 u32 reserved);
367void mthca_alloc_cleanup(struct mthca_alloc *alloc);
368void *mthca_array_get(struct mthca_array *array, int index);
369int mthca_array_set(struct mthca_array *array, int index, void *value);
370void mthca_array_clear(struct mthca_array *array, int index);
371int mthca_array_init(struct mthca_array *array, int nent);
372void mthca_array_cleanup(struct mthca_array *array, int nent);
Roland Dreier87b81672005-08-18 13:39:31 -0700373int mthca_buf_alloc(struct mthca_dev *dev, int size, int max_direct,
374 union mthca_buf *buf, int *is_direct, struct mthca_pd *pd,
375 int hca_write, struct mthca_mr *mr);
376void mthca_buf_free(struct mthca_dev *dev, int size, union mthca_buf *buf,
377 int is_direct, struct mthca_mr *mr);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700378
379int mthca_init_uar_table(struct mthca_dev *dev);
380int mthca_init_pd_table(struct mthca_dev *dev);
381int mthca_init_mr_table(struct mthca_dev *dev);
382int mthca_init_eq_table(struct mthca_dev *dev);
383int mthca_init_cq_table(struct mthca_dev *dev);
Roland Dreierec34a922005-08-19 10:59:31 -0700384int mthca_init_srq_table(struct mthca_dev *dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700385int mthca_init_qp_table(struct mthca_dev *dev);
386int mthca_init_av_table(struct mthca_dev *dev);
387int mthca_init_mcg_table(struct mthca_dev *dev);
388
389void mthca_cleanup_uar_table(struct mthca_dev *dev);
390void mthca_cleanup_pd_table(struct mthca_dev *dev);
391void mthca_cleanup_mr_table(struct mthca_dev *dev);
392void mthca_cleanup_eq_table(struct mthca_dev *dev);
393void mthca_cleanup_cq_table(struct mthca_dev *dev);
Roland Dreierec34a922005-08-19 10:59:31 -0700394void mthca_cleanup_srq_table(struct mthca_dev *dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700395void mthca_cleanup_qp_table(struct mthca_dev *dev);
396void mthca_cleanup_av_table(struct mthca_dev *dev);
397void mthca_cleanup_mcg_table(struct mthca_dev *dev);
398
399int mthca_register_device(struct mthca_dev *dev);
400void mthca_unregister_device(struct mthca_dev *dev);
401
402int mthca_uar_alloc(struct mthca_dev *dev, struct mthca_uar *uar);
403void mthca_uar_free(struct mthca_dev *dev, struct mthca_uar *uar);
404
Roland Dreier99264c12005-07-07 17:57:18 -0700405int mthca_pd_alloc(struct mthca_dev *dev, int privileged, struct mthca_pd *pd);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700406void mthca_pd_free(struct mthca_dev *dev, struct mthca_pd *pd);
407
Roland Dreierd56d6f92005-06-27 14:36:43 -0700408struct mthca_mtt *mthca_alloc_mtt(struct mthca_dev *dev, int size);
409void mthca_free_mtt(struct mthca_dev *dev, struct mthca_mtt *mtt);
410int mthca_write_mtt(struct mthca_dev *dev, struct mthca_mtt *mtt,
411 int start_index, u64 *buffer_list, int list_len);
412int mthca_mr_alloc(struct mthca_dev *dev, u32 pd, int buffer_size_shift,
413 u64 iova, u64 total_size, u32 access, struct mthca_mr *mr);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700414int mthca_mr_alloc_notrans(struct mthca_dev *dev, u32 pd,
415 u32 access, struct mthca_mr *mr);
416int mthca_mr_alloc_phys(struct mthca_dev *dev, u32 pd,
417 u64 *buffer_list, int buffer_size_shift,
418 int list_len, u64 iova, u64 total_size,
419 u32 access, struct mthca_mr *mr);
Michael S. Tsirkine0f5fdc2005-04-16 15:26:30 -0700420void mthca_free_mr(struct mthca_dev *dev, struct mthca_mr *mr);
421
422int mthca_fmr_alloc(struct mthca_dev *dev, u32 pd,
423 u32 access, struct mthca_fmr *fmr);
424int mthca_tavor_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list,
425 int list_len, u64 iova);
426void mthca_tavor_fmr_unmap(struct mthca_dev *dev, struct mthca_fmr *fmr);
427int mthca_arbel_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list,
428 int list_len, u64 iova);
429void mthca_arbel_fmr_unmap(struct mthca_dev *dev, struct mthca_fmr *fmr);
430int mthca_free_fmr(struct mthca_dev *dev, struct mthca_fmr *fmr);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700431
432int mthca_map_eq_icm(struct mthca_dev *dev, u64 icm_virt);
433void mthca_unmap_eq_icm(struct mthca_dev *dev);
434
435int mthca_poll_cq(struct ib_cq *ibcq, int num_entries,
436 struct ib_wc *entry);
437int mthca_tavor_arm_cq(struct ib_cq *cq, enum ib_cq_notify notify);
438int mthca_arbel_arm_cq(struct ib_cq *cq, enum ib_cq_notify notify);
439int mthca_init_cq(struct mthca_dev *dev, int nent,
Roland Dreier74c21742005-07-07 17:57:19 -0700440 struct mthca_ucontext *ctx, u32 pdn,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700441 struct mthca_cq *cq);
442void mthca_free_cq(struct mthca_dev *dev,
443 struct mthca_cq *cq);
444void mthca_cq_event(struct mthca_dev *dev, u32 cqn);
Roland Dreierec34a922005-08-19 10:59:31 -0700445void mthca_cq_clean(struct mthca_dev *dev, u32 cqn, u32 qpn,
446 struct mthca_srq *srq);
447
448int mthca_alloc_srq(struct mthca_dev *dev, struct mthca_pd *pd,
449 struct ib_srq_attr *attr, struct mthca_srq *srq);
450void mthca_free_srq(struct mthca_dev *dev, struct mthca_srq *srq);
451void mthca_srq_event(struct mthca_dev *dev, u32 srqn,
452 enum ib_event_type event_type);
453void mthca_free_srq_wqe(struct mthca_srq *srq, u32 wqe_addr);
454int mthca_tavor_post_srq_recv(struct ib_srq *srq, struct ib_recv_wr *wr,
455 struct ib_recv_wr **bad_wr);
456int mthca_arbel_post_srq_recv(struct ib_srq *srq, struct ib_recv_wr *wr,
457 struct ib_recv_wr **bad_wr);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700458
459void mthca_qp_event(struct mthca_dev *dev, u32 qpn,
460 enum ib_event_type event_type);
461int mthca_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, int attr_mask);
462int mthca_tavor_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
463 struct ib_send_wr **bad_wr);
464int mthca_tavor_post_receive(struct ib_qp *ibqp, struct ib_recv_wr *wr,
465 struct ib_recv_wr **bad_wr);
466int mthca_arbel_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
467 struct ib_send_wr **bad_wr);
468int mthca_arbel_post_receive(struct ib_qp *ibqp, struct ib_recv_wr *wr,
469 struct ib_recv_wr **bad_wr);
470int mthca_free_err_wqe(struct mthca_dev *dev, struct mthca_qp *qp, int is_send,
Sean Hefty97f52eb2005-08-13 21:05:57 -0700471 int index, int *dbd, __be32 *new_wqe);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700472int mthca_alloc_qp(struct mthca_dev *dev,
473 struct mthca_pd *pd,
474 struct mthca_cq *send_cq,
475 struct mthca_cq *recv_cq,
476 enum ib_qp_type type,
477 enum ib_sig_type send_policy,
Roland Dreier80c8ec22005-07-07 17:57:20 -0700478 struct ib_qp_cap *cap,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700479 struct mthca_qp *qp);
480int mthca_alloc_sqp(struct mthca_dev *dev,
481 struct mthca_pd *pd,
482 struct mthca_cq *send_cq,
483 struct mthca_cq *recv_cq,
484 enum ib_sig_type send_policy,
Roland Dreier80c8ec22005-07-07 17:57:20 -0700485 struct ib_qp_cap *cap,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700486 int qpn,
487 int port,
488 struct mthca_sqp *sqp);
489void mthca_free_qp(struct mthca_dev *dev, struct mthca_qp *qp);
490int mthca_create_ah(struct mthca_dev *dev,
491 struct mthca_pd *pd,
492 struct ib_ah_attr *ah_attr,
493 struct mthca_ah *ah);
494int mthca_destroy_ah(struct mthca_dev *dev, struct mthca_ah *ah);
495int mthca_read_ah(struct mthca_dev *dev, struct mthca_ah *ah,
496 struct ib_ud_header *header);
497
498int mthca_multicast_attach(struct ib_qp *ibqp, union ib_gid *gid, u16 lid);
499int mthca_multicast_detach(struct ib_qp *ibqp, union ib_gid *gid, u16 lid);
500
501int mthca_process_mad(struct ib_device *ibdev,
502 int mad_flags,
503 u8 port_num,
504 struct ib_wc *in_wc,
505 struct ib_grh *in_grh,
506 struct ib_mad *in_mad,
507 struct ib_mad *out_mad);
508int mthca_create_agents(struct mthca_dev *dev);
509void mthca_free_agents(struct mthca_dev *dev);
510
511static inline struct mthca_dev *to_mdev(struct ib_device *ibdev)
512{
513 return container_of(ibdev, struct mthca_dev, ib_dev);
514}
515
Roland Dreierd10ddbf2005-04-16 15:26:32 -0700516static inline int mthca_is_memfree(struct mthca_dev *dev)
517{
Roland Dreier68a3c212005-04-16 15:26:34 -0700518 return dev->mthca_flags & MTHCA_FLAG_MEMFREE;
Roland Dreierd10ddbf2005-04-16 15:26:32 -0700519}
520
Linus Torvalds1da177e2005-04-16 15:20:36 -0700521#endif /* MTHCA_DEV_H */