blob: 8a1cf9d7e5cebcd68089fbde07ce35e07a33d903 [file] [log] [blame]
Wu, Fengguang91504872008-11-05 11:16:56 +08001/*
2 *
3 * patch_intelhdmi.c - Patch for Intel HDMI codecs
4 *
5 * Copyright(c) 2008 Intel Corporation. All rights reserved.
6 *
7 * Authors:
8 * Jiang Zhe <zhe.jiang@intel.com>
9 * Wu Fengguang <wfg@linux.intel.com>
10 *
11 * Maintained by:
12 * Wu Fengguang <wfg@linux.intel.com>
13 *
14 * This program is free software; you can redistribute it and/or modify it
15 * under the terms of the GNU General Public License as published by the Free
16 * Software Foundation; either version 2 of the License, or (at your option)
17 * any later version.
18 *
19 * This program is distributed in the hope that it will be useful, but
20 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
21 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
22 * for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software Foundation,
26 * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
27 */
28
29#include <linux/init.h>
30#include <linux/delay.h>
31#include <linux/slab.h>
32#include <sound/core.h>
Wu, Fengguang91504872008-11-05 11:16:56 +080033#include "hda_codec.h"
34#include "hda_local.h"
Wu, Fengguang91504872008-11-05 11:16:56 +080035
Wu Fengguang54a25f82009-10-30 11:44:26 +010036/*
37 * The HDMI/DisplayPort configuration can be highly dynamic. A graphics device
38 * could support two independent pipes, each of them can be connected to one or
39 * more ports (DVI, HDMI or DisplayPort).
40 *
41 * The HDA correspondence of pipes/ports are converter/pin nodes.
42 */
43#define INTEL_HDMI_CVTS 2
44#define INTEL_HDMI_PINS 3
Wu, Fengguang91504872008-11-05 11:16:56 +080045
Wu Fengguang54a25f82009-10-30 11:44:26 +010046static char *intel_hdmi_pcm_names[INTEL_HDMI_CVTS] = {
47 "INTEL HDMI 0",
48 "INTEL HDMI 1",
49};
Wu, Fengguang91504872008-11-05 11:16:56 +080050
Wu, Fengguang91504872008-11-05 11:16:56 +080051struct intel_hdmi_spec {
Wu Fengguang54a25f82009-10-30 11:44:26 +010052 int num_cvts;
53 int num_pins;
54 hda_nid_t cvt[INTEL_HDMI_CVTS+1]; /* audio sources */
55 hda_nid_t pin[INTEL_HDMI_PINS+1]; /* audio sinks */
56
57 /*
58 * source connection for each pin
59 */
60 hda_nid_t pin_cvt[INTEL_HDMI_PINS+1];
61
62 /*
63 * HDMI sink attached to each pin
64 */
Wu Fengguang54a25f82009-10-30 11:44:26 +010065 struct hdmi_eld sink_eld[INTEL_HDMI_PINS];
66
67 /*
68 * export one pcm per pipe
69 */
70 struct hda_pcm pcm_rec[INTEL_HDMI_CVTS];
Wu, Fengguang91504872008-11-05 11:16:56 +080071};
72
Wu, Fengguang91504872008-11-05 11:16:56 +080073struct hdmi_audio_infoframe {
74 u8 type; /* 0x84 */
75 u8 ver; /* 0x01 */
76 u8 len; /* 0x0a */
77
78 u8 checksum; /* PB0 */
79 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
80 u8 SS01_SF24;
81 u8 CXT04;
82 u8 CA;
83 u8 LFEPBL01_LSV36_DM_INH7;
Wu Fengguang4e19c582008-11-19 15:13:59 +080084 u8 reserved[5]; /* PB6 - PB10 */
Wu, Fengguang91504872008-11-05 11:16:56 +080085};
86
87/*
Wu Fengguang698544d2008-11-19 08:56:17 +080088 * CEA speaker placement:
89 *
90 * FLH FCH FRH
91 * FLW FL FLC FC FRC FR FRW
92 *
93 * LFE
94 * TC
95 *
96 * RL RLC RC RRC RR
97 *
98 * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
99 * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
100 */
101enum cea_speaker_placement {
102 FL = (1 << 0), /* Front Left */
103 FC = (1 << 1), /* Front Center */
104 FR = (1 << 2), /* Front Right */
105 FLC = (1 << 3), /* Front Left Center */
106 FRC = (1 << 4), /* Front Right Center */
107 RL = (1 << 5), /* Rear Left */
108 RC = (1 << 6), /* Rear Center */
109 RR = (1 << 7), /* Rear Right */
110 RLC = (1 << 8), /* Rear Left Center */
111 RRC = (1 << 9), /* Rear Right Center */
112 LFE = (1 << 10), /* Low Frequency Effect */
113 FLW = (1 << 11), /* Front Left Wide */
114 FRW = (1 << 12), /* Front Right Wide */
115 FLH = (1 << 13), /* Front Left High */
116 FCH = (1 << 14), /* Front Center High */
117 FRH = (1 << 15), /* Front Right High */
118 TC = (1 << 16), /* Top Center */
119};
120
121/*
122 * ELD SA bits in the CEA Speaker Allocation data block
123 */
124static int eld_speaker_allocation_bits[] = {
125 [0] = FL | FR,
126 [1] = LFE,
127 [2] = FC,
128 [3] = RL | RR,
129 [4] = RC,
130 [5] = FLC | FRC,
131 [6] = RLC | RRC,
132 /* the following are not defined in ELD yet */
133 [7] = FLW | FRW,
134 [8] = FLH | FRH,
135 [9] = TC,
136 [10] = FCH,
137};
138
139struct cea_channel_speaker_allocation {
140 int ca_index;
141 int speakers[8];
142
143 /* derived values, just for convenience */
144 int channels;
145 int spk_mask;
146};
147
148/*
149 * This is an ordered list!
150 *
151 * The preceding ones have better chances to be selected by
152 * hdmi_setup_channel_allocation().
153 */
154static struct cea_channel_speaker_allocation channel_allocations[] = {
155/* channel: 8 7 6 5 4 3 2 1 */
156{ .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
157 /* 2.1 */
158{ .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
Wu Fengguang4e19c582008-11-19 15:13:59 +0800159 /* Dolby Surround */
Wu Fengguang698544d2008-11-19 08:56:17 +0800160{ .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
161{ .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
162{ .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
163{ .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
164{ .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
165{ .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
166{ .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
167{ .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
168{ .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
169 /* 5.1 */
170{ .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
171{ .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
172{ .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
173{ .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
174 /* 6.1 */
175{ .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
176{ .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
177{ .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
178{ .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
179 /* 7.1 */
180{ .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
181{ .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
182{ .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
183{ .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
184{ .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
185{ .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
186{ .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
187{ .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
188{ .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
189{ .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
190{ .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
191{ .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
192{ .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
193{ .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
194{ .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
195{ .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
196{ .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
197{ .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
198{ .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
199{ .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
200{ .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
201{ .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
202{ .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
203{ .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
204{ .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
205{ .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
206{ .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
207{ .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
208{ .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
209{ .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
210{ .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
211};
212
Wu Fengguang54a25f82009-10-30 11:44:26 +0100213
Wu Fengguangf4243672009-10-30 11:45:35 +0100214/*
215 * HDA/HDMI auto parsing
216 */
217
Wu Fengguang54a25f82009-10-30 11:44:26 +0100218static int hda_node_index(hda_nid_t *nids, hda_nid_t nid)
219{
220 int i;
221
222 for (i = 0; nids[i]; i++)
223 if (nids[i] == nid)
224 return i;
225
226 snd_printk(KERN_WARNING "HDMI: nid %d not registered\n", nid);
227 return -EINVAL;
228}
229
Wu Fengguangf4243672009-10-30 11:45:35 +0100230static int intel_hdmi_read_pin_conn(struct hda_codec *codec, hda_nid_t pin_nid)
231{
232 struct intel_hdmi_spec *spec = codec->spec;
233 hda_nid_t conn_list[HDA_MAX_CONNECTIONS];
234 int conn_len, curr;
235 int index;
236
237 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
238 snd_printk(KERN_WARNING
239 "HDMI: pin %d wcaps %#x "
240 "does not support connection list\n",
241 pin_nid, get_wcaps(codec, pin_nid));
242 return -EINVAL;
243 }
244
245 conn_len = snd_hda_get_connections(codec, pin_nid, conn_list,
246 HDA_MAX_CONNECTIONS);
247 if (conn_len > 1)
248 curr = snd_hda_codec_read(codec, pin_nid, 0,
249 AC_VERB_GET_CONNECT_SEL, 0);
250 else
251 curr = 0;
252
253 index = hda_node_index(spec->pin, pin_nid);
254 if (index < 0)
255 return -EINVAL;
256
257 spec->pin_cvt[index] = conn_list[curr];
258
259 return 0;
260}
261
Wu Fengguang3f54aa52009-11-18 12:38:03 +0800262static void hdmi_get_show_eld(struct hda_codec *codec, hda_nid_t pin_nid,
263 struct hdmi_eld *eld)
264{
265 if (!snd_hdmi_get_eld(eld, codec, pin_nid))
266 snd_hdmi_show_eld(eld);
267}
268
269static void hdmi_present_sense(struct hda_codec *codec, hda_nid_t pin_nid,
270 struct hdmi_eld *eld)
271{
272 int present = snd_hda_pin_sense(codec, pin_nid);
273
274 eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
275 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
276
277 if (present & AC_PINSENSE_ELDV)
278 hdmi_get_show_eld(codec, pin_nid, eld);
279}
280
Wu Fengguangf4243672009-10-30 11:45:35 +0100281static int intel_hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
282{
283 struct intel_hdmi_spec *spec = codec->spec;
284
285 if (spec->num_pins >= INTEL_HDMI_PINS) {
286 snd_printk(KERN_WARNING
287 "HDMI: no space for pin %d \n", pin_nid);
288 return -EINVAL;
289 }
290
Wu Fengguang3f54aa52009-11-18 12:38:03 +0800291 hdmi_present_sense(codec, pin_nid, &spec->sink_eld[spec->num_pins]);
292
Wu Fengguangf4243672009-10-30 11:45:35 +0100293 spec->pin[spec->num_pins] = pin_nid;
294 spec->num_pins++;
295
296 /*
297 * It is assumed that converter nodes come first in the node list and
298 * hence have been registered and usable now.
299 */
300 return intel_hdmi_read_pin_conn(codec, pin_nid);
301}
302
303static int intel_hdmi_add_cvt(struct hda_codec *codec, hda_nid_t nid)
304{
305 struct intel_hdmi_spec *spec = codec->spec;
306
307 if (spec->num_cvts >= INTEL_HDMI_CVTS) {
308 snd_printk(KERN_WARNING
309 "HDMI: no space for converter %d \n", nid);
310 return -EINVAL;
311 }
312
313 spec->cvt[spec->num_cvts] = nid;
314 spec->num_cvts++;
315
316 return 0;
317}
318
319static int intel_hdmi_parse_codec(struct hda_codec *codec)
320{
321 hda_nid_t nid;
322 int i, nodes;
323
324 nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
325 if (!nid || nodes < 0) {
326 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
327 return -EINVAL;
328 }
329
330 for (i = 0; i < nodes; i++, nid++) {
331 unsigned int caps;
332 unsigned int type;
333
334 caps = snd_hda_param_read(codec, nid, AC_PAR_AUDIO_WIDGET_CAP);
335 type = get_wcaps_type(caps);
336
337 if (!(caps & AC_WCAP_DIGITAL))
338 continue;
339
340 switch (type) {
341 case AC_WID_AUD_OUT:
342 if (intel_hdmi_add_cvt(codec, nid) < 0)
343 return -EINVAL;
344 break;
345 case AC_WID_PIN:
346 caps = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
347 if (!(caps & AC_PINCAP_HDMI))
348 continue;
349 if (intel_hdmi_add_pin(codec, nid) < 0)
350 return -EINVAL;
351 break;
352 }
353 }
354
355 return 0;
356}
357
Wu Fengguang698544d2008-11-19 08:56:17 +0800358/*
Wu, Fengguang91504872008-11-05 11:16:56 +0800359 * HDMI routines
360 */
361
Takashi Iwaibeb0b9c2008-11-05 07:58:25 +0100362#ifdef BE_PARANOID
Wu Fengguang6797cf22009-10-30 11:40:40 +0100363static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
Wu, Fengguang91504872008-11-05 11:16:56 +0800364 int *packet_index, int *byte_index)
365{
366 int val;
367
Wu Fengguang6797cf22009-10-30 11:40:40 +0100368 val = snd_hda_codec_read(codec, pin_nid, 0,
369 AC_VERB_GET_HDMI_DIP_INDEX, 0);
Wu, Fengguang91504872008-11-05 11:16:56 +0800370
371 *packet_index = val >> 5;
372 *byte_index = val & 0x1f;
373}
Takashi Iwaibeb0b9c2008-11-05 07:58:25 +0100374#endif
Wu, Fengguang91504872008-11-05 11:16:56 +0800375
Wu Fengguang6797cf22009-10-30 11:40:40 +0100376static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
Wu, Fengguang91504872008-11-05 11:16:56 +0800377 int packet_index, int byte_index)
378{
379 int val;
380
381 val = (packet_index << 5) | (byte_index & 0x1f);
382
Wu Fengguang6797cf22009-10-30 11:40:40 +0100383 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
Wu, Fengguang91504872008-11-05 11:16:56 +0800384}
385
Wu Fengguang6797cf22009-10-30 11:40:40 +0100386static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
Wu, Fengguang91504872008-11-05 11:16:56 +0800387 unsigned char val)
388{
Wu Fengguang6797cf22009-10-30 11:40:40 +0100389 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
Wu, Fengguang91504872008-11-05 11:16:56 +0800390}
391
Wu Fengguang6797cf22009-10-30 11:40:40 +0100392static void hdmi_enable_output(struct hda_codec *codec, hda_nid_t pin_nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800393{
Wu Fengguang796359d2008-11-17 16:57:33 +0800394 /* Unmute */
Wu Fengguang559059b2009-08-02 16:48:55 +0800395 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
396 snd_hda_codec_write(codec, pin_nid, 0,
Wu Fengguang796359d2008-11-17 16:57:33 +0800397 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
398 /* Enable pin out */
Wu Fengguang559059b2009-08-02 16:48:55 +0800399 snd_hda_codec_write(codec, pin_nid, 0,
400 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
Wu, Fengguang91504872008-11-05 11:16:56 +0800401}
402
Wu Fengguang606c0ce2009-02-11 15:22:29 +0800403/*
404 * Enable Audio InfoFrame Transmission
405 */
Wu Fengguang6797cf22009-10-30 11:40:40 +0100406static void hdmi_start_infoframe_trans(struct hda_codec *codec,
407 hda_nid_t pin_nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800408{
Wu Fengguang559059b2009-08-02 16:48:55 +0800409 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
410 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
Wu Fengguang606c0ce2009-02-11 15:22:29 +0800411 AC_DIPXMIT_BEST);
412}
Wu, Fengguang91504872008-11-05 11:16:56 +0800413
Wu Fengguang606c0ce2009-02-11 15:22:29 +0800414/*
415 * Disable Audio InfoFrame Transmission
416 */
Wu Fengguang6797cf22009-10-30 11:40:40 +0100417static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
418 hda_nid_t pin_nid)
Wu Fengguang606c0ce2009-02-11 15:22:29 +0800419{
Wu Fengguang559059b2009-08-02 16:48:55 +0800420 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
421 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
Wu Fengguang606c0ce2009-02-11 15:22:29 +0800422 AC_DIPXMIT_DISABLE);
Wu, Fengguang91504872008-11-05 11:16:56 +0800423}
424
Takashi Iwai6a5f96c2009-10-30 12:31:39 +0100425#ifdef CONFIG_SND_DEBUG_VERBOSE
Wu Fengguang6797cf22009-10-30 11:40:40 +0100426static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800427{
Wu Fengguang6797cf22009-10-30 11:40:40 +0100428 return 1 + snd_hda_codec_read(codec, nid, 0,
Wu, Fengguang91504872008-11-05 11:16:56 +0800429 AC_VERB_GET_CVT_CHAN_COUNT, 0);
430}
Takashi Iwai6a5f96c2009-10-30 12:31:39 +0100431#endif
Wu, Fengguang91504872008-11-05 11:16:56 +0800432
Wu Fengguang6797cf22009-10-30 11:40:40 +0100433static void hdmi_set_channel_count(struct hda_codec *codec,
434 hda_nid_t nid, int chs)
Wu, Fengguang91504872008-11-05 11:16:56 +0800435{
Wu Fengguang6797cf22009-10-30 11:40:40 +0100436 snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
Wu, Fengguang91504872008-11-05 11:16:56 +0800437
Wu Fengguang6797cf22009-10-30 11:40:40 +0100438#ifdef CONFIG_SND_DEBUG_VERBOSE
439 if (chs != hdmi_get_channel_count(codec, nid))
Wu Fengguang03284c82008-11-22 09:40:53 +0800440 snd_printd(KERN_INFO "HDMI channel count: expect %d, get %d\n",
Wu Fengguang6797cf22009-10-30 11:40:40 +0100441 chs, hdmi_get_channel_count(codec, nid));
442#endif
Wu, Fengguang91504872008-11-05 11:16:56 +0800443}
444
Wu Fengguang6797cf22009-10-30 11:40:40 +0100445static void hdmi_debug_channel_mapping(struct hda_codec *codec, hda_nid_t nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800446{
447#ifdef CONFIG_SND_DEBUG_VERBOSE
448 int i;
449 int slot;
450
451 for (i = 0; i < 8; i++) {
Wu Fengguang6797cf22009-10-30 11:40:40 +0100452 slot = snd_hda_codec_read(codec, nid, 0,
Wu, Fengguang91504872008-11-05 11:16:56 +0800453 AC_VERB_GET_HDMI_CHAN_SLOT, i);
Wu Fengguang03284c82008-11-22 09:40:53 +0800454 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
Wu Fengguang1e7c10f2009-11-18 12:38:00 +0800455 slot >> 4, slot & 0xf);
Wu, Fengguang91504872008-11-05 11:16:56 +0800456 }
457#endif
458}
459
Wu, Fengguang91504872008-11-05 11:16:56 +0800460
461/*
Wu Fengguang4e19c582008-11-19 15:13:59 +0800462 * Audio InfoFrame routines
Wu, Fengguang91504872008-11-05 11:16:56 +0800463 */
464
Wu Fengguang6797cf22009-10-30 11:40:40 +0100465static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800466{
467#ifdef CONFIG_SND_DEBUG_VERBOSE
468 int i;
469 int size;
470
Wu Fengguang559059b2009-08-02 16:48:55 +0800471 size = snd_hdmi_get_eld_size(codec, pin_nid);
Wu Fengguang03284c82008-11-22 09:40:53 +0800472 printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
Wu, Fengguang91504872008-11-05 11:16:56 +0800473
474 for (i = 0; i < 8; i++) {
Wu Fengguang559059b2009-08-02 16:48:55 +0800475 size = snd_hda_codec_read(codec, pin_nid, 0,
Wu, Fengguang91504872008-11-05 11:16:56 +0800476 AC_VERB_GET_HDMI_DIP_SIZE, i);
Wu Fengguang03284c82008-11-22 09:40:53 +0800477 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
Wu, Fengguang91504872008-11-05 11:16:56 +0800478 }
479#endif
480}
481
Wu Fengguang6797cf22009-10-30 11:40:40 +0100482static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
Wu, Fengguang91504872008-11-05 11:16:56 +0800483{
484#ifdef BE_PARANOID
485 int i, j;
486 int size;
487 int pi, bi;
488 for (i = 0; i < 8; i++) {
Wu Fengguang559059b2009-08-02 16:48:55 +0800489 size = snd_hda_codec_read(codec, pin_nid, 0,
Wu, Fengguang91504872008-11-05 11:16:56 +0800490 AC_VERB_GET_HDMI_DIP_SIZE, i);
491 if (size == 0)
492 continue;
493
Wu Fengguang559059b2009-08-02 16:48:55 +0800494 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
Wu, Fengguang91504872008-11-05 11:16:56 +0800495 for (j = 1; j < 1000; j++) {
Wu Fengguang559059b2009-08-02 16:48:55 +0800496 hdmi_write_dip_byte(codec, pin_nid, 0x0);
497 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
Wu, Fengguang91504872008-11-05 11:16:56 +0800498 if (pi != i)
499 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
500 bi, pi, i);
501 if (bi == 0) /* byte index wrapped around */
502 break;
503 }
504 snd_printd(KERN_INFO
Wu Fengguang03284c82008-11-22 09:40:53 +0800505 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
506 i, size, j);
Wu, Fengguang91504872008-11-05 11:16:56 +0800507 }
508#endif
509}
510
Wu Fengguang978be6d2009-11-18 12:38:04 +0800511static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *ai)
512{
513 u8 *bytes = (u8 *)ai;
514 u8 sum = 0;
515 int i;
516
517 ai->checksum = 0;
518
519 for (i = 0; i < sizeof(*ai); i++)
520 sum += bytes[i];
521
522 ai->checksum = - sum;
523}
524
Wu Fengguang5457a982008-11-19 08:56:15 +0800525static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
Wu Fengguang6797cf22009-10-30 11:40:40 +0100526 hda_nid_t pin_nid,
527 struct hdmi_audio_infoframe *ai)
Wu, Fengguang91504872008-11-05 11:16:56 +0800528{
Wu Fengguang978be6d2009-11-18 12:38:04 +0800529 u8 *bytes = (u8 *)ai;
Wu, Fengguang91504872008-11-05 11:16:56 +0800530 int i;
531
Wu Fengguang6797cf22009-10-30 11:40:40 +0100532 hdmi_debug_dip_size(codec, pin_nid);
533 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
Wu, Fengguang91504872008-11-05 11:16:56 +0800534
Wu Fengguang978be6d2009-11-18 12:38:04 +0800535 hdmi_checksum_audio_infoframe(ai);
Wu Fengguang9a957a22009-02-11 15:22:30 +0800536
Wu Fengguang559059b2009-08-02 16:48:55 +0800537 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
Wu Fengguang6f539a92009-11-18 12:37:59 +0800538 for (i = 0; i < sizeof(*ai); i++)
Wu Fengguang978be6d2009-11-18 12:38:04 +0800539 hdmi_write_dip_byte(codec, pin_nid, bytes[i]);
Wu, Fengguang91504872008-11-05 11:16:56 +0800540}
541
Wu Fengguang698544d2008-11-19 08:56:17 +0800542/*
543 * Compute derived values in channel_allocations[].
544 */
545static void init_channel_allocations(void)
546{
547 int i, j;
548 struct cea_channel_speaker_allocation *p;
549
550 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
551 p = channel_allocations + i;
552 p->channels = 0;
553 p->spk_mask = 0;
554 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
555 if (p->speakers[j]) {
556 p->channels++;
557 p->spk_mask |= p->speakers[j];
558 }
559 }
560}
561
562/*
563 * The transformation takes two steps:
564 *
565 * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
566 * spk_mask => (channel_allocations[]) => ai->CA
567 *
568 * TODO: it could select the wrong CA from multiple candidates.
569*/
Wu Fengguang6797cf22009-10-30 11:40:40 +0100570static int hdmi_setup_channel_allocation(struct hda_codec *codec, hda_nid_t nid,
Wu Fengguang698544d2008-11-19 08:56:17 +0800571 struct hdmi_audio_infoframe *ai)
572{
573 struct intel_hdmi_spec *spec = codec->spec;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100574 struct hdmi_eld *eld;
Wu Fengguang698544d2008-11-19 08:56:17 +0800575 int i;
576 int spk_mask = 0;
577 int channels = 1 + (ai->CC02_CT47 & 0x7);
578 char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
579
580 /*
581 * CA defaults to 0 for basic stereo audio
582 */
Wu Fengguang698544d2008-11-19 08:56:17 +0800583 if (channels <= 2)
584 return 0;
585
Wu Fengguang54a25f82009-10-30 11:44:26 +0100586 i = hda_node_index(spec->pin_cvt, nid);
587 if (i < 0)
588 return 0;
589 eld = &spec->sink_eld[i];
590
Wu Fengguang698544d2008-11-19 08:56:17 +0800591 /*
Wu Fengguanga1667e42009-02-11 15:22:28 +0800592 * HDMI sink's ELD info cannot always be retrieved for now, e.g.
593 * in console or for audio devices. Assume the highest speakers
594 * configuration, to _not_ prohibit multi-channel audio playback.
595 */
596 if (!eld->spk_alloc)
597 eld->spk_alloc = 0xffff;
598
599 /*
Wu Fengguang698544d2008-11-19 08:56:17 +0800600 * expand ELD's speaker allocation mask
601 *
602 * ELD tells the speaker mask in a compact(paired) form,
Wu Fengguangb83923a2008-11-22 09:40:51 +0800603 * expand ELD's notions to match the ones used by Audio InfoFrame.
Wu Fengguang698544d2008-11-19 08:56:17 +0800604 */
605 for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
606 if (eld->spk_alloc & (1 << i))
607 spk_mask |= eld_speaker_allocation_bits[i];
608 }
609
610 /* search for the first working match in the CA table */
611 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
612 if (channels == channel_allocations[i].channels &&
613 (spk_mask & channel_allocations[i].spk_mask) ==
614 channel_allocations[i].spk_mask) {
615 ai->CA = channel_allocations[i].ca_index;
Wu Fengguangcc02b832008-11-22 09:40:52 +0800616 break;
Wu Fengguang698544d2008-11-19 08:56:17 +0800617 }
618 }
619
620 snd_print_channel_allocation(eld->spk_alloc, buf, sizeof(buf));
Wu Fengguangcc02b832008-11-22 09:40:52 +0800621 snd_printdd(KERN_INFO
622 "HDMI: select CA 0x%x for %d-channel allocation: %s\n",
623 ai->CA, channels, buf);
624
625 return ai->CA;
Wu Fengguang698544d2008-11-19 08:56:17 +0800626}
627
Wu Fengguang6797cf22009-10-30 11:40:40 +0100628static void hdmi_setup_channel_mapping(struct hda_codec *codec, hda_nid_t nid,
629 struct hdmi_audio_infoframe *ai)
Wu Fengguang9c8641e2008-11-19 08:56:18 +0800630{
Wu Fengguang559059b2009-08-02 16:48:55 +0800631 int i;
632
Wu Fengguang9c8641e2008-11-19 08:56:18 +0800633 if (!ai->CA)
634 return;
635
636 /*
637 * TODO: adjust channel mapping if necessary
638 * ALSA sequence is front/surr/clfe/side?
639 */
640
Wu Fengguang559059b2009-08-02 16:48:55 +0800641 for (i = 0; i < 8; i++)
Wu Fengguang6797cf22009-10-30 11:40:40 +0100642 snd_hda_codec_write(codec, nid, 0,
Wu Fengguang559059b2009-08-02 16:48:55 +0800643 AC_VERB_SET_HDMI_CHAN_SLOT,
644 (i << 4) | i);
645
Wu Fengguang6797cf22009-10-30 11:40:40 +0100646 hdmi_debug_channel_mapping(codec, nid);
Wu Fengguang9c8641e2008-11-19 08:56:18 +0800647}
648
Wu Fengguang848de592009-11-18 12:38:05 +0800649static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
650 struct hdmi_audio_infoframe *ai)
651{
652 u8 *bytes = (u8 *)ai;
653 u8 val;
654 int i;
655
656 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
657 != AC_DIPXMIT_BEST)
658 return false;
659
660 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
661 for (i = 0; i < sizeof(*ai); i++) {
662 val = snd_hda_codec_read(codec, pin_nid, 0,
663 AC_VERB_GET_HDMI_DIP_DATA, 0);
664 if (val != bytes[i])
665 return false;
666 }
667
668 return true;
669}
Wu Fengguang9c8641e2008-11-19 08:56:18 +0800670
Wu Fengguang6797cf22009-10-30 11:40:40 +0100671static void hdmi_setup_audio_infoframe(struct hda_codec *codec, hda_nid_t nid,
Wu Fengguang5457a982008-11-19 08:56:15 +0800672 struct snd_pcm_substream *substream)
673{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100674 struct intel_hdmi_spec *spec = codec->spec;
675 hda_nid_t pin_nid;
676 int i;
Wu Fengguang5457a982008-11-19 08:56:15 +0800677 struct hdmi_audio_infoframe ai = {
678 .type = 0x84,
679 .ver = 0x01,
680 .len = 0x0a,
681 .CC02_CT47 = substream->runtime->channels - 1,
682 };
683
Wu Fengguang6797cf22009-10-30 11:40:40 +0100684 hdmi_setup_channel_allocation(codec, nid, &ai);
685 hdmi_setup_channel_mapping(codec, nid, &ai);
Wu Fengguang698544d2008-11-19 08:56:17 +0800686
Wu Fengguang54a25f82009-10-30 11:44:26 +0100687 for (i = 0; i < spec->num_pins; i++) {
688 if (spec->pin_cvt[i] != nid)
689 continue;
Wu Fengguang23ccc2b2009-11-18 12:38:01 +0800690 if (!spec->sink_eld[i].monitor_present)
Wu Fengguang54a25f82009-10-30 11:44:26 +0100691 continue;
692
693 pin_nid = spec->pin[i];
Wu Fengguang848de592009-11-18 12:38:05 +0800694 if (!hdmi_infoframe_uptodate(codec, pin_nid, &ai)) {
695 hdmi_stop_infoframe_trans(codec, pin_nid);
696 hdmi_fill_audio_infoframe(codec, pin_nid, &ai);
697 hdmi_start_infoframe_trans(codec, pin_nid);
698 }
Wu Fengguang54a25f82009-10-30 11:44:26 +0100699 }
Wu Fengguang5457a982008-11-19 08:56:15 +0800700}
701
Wu, Fengguang91504872008-11-05 11:16:56 +0800702
703/*
704 * Unsolicited events
705 */
706
707static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
708{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100709 struct intel_hdmi_spec *spec = codec->spec;
710 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
Wu, Fengguang91504872008-11-05 11:16:56 +0800711 int pind = !!(res & AC_UNSOL_RES_PD);
712 int eldv = !!(res & AC_UNSOL_RES_ELDV);
Wu Fengguang54a25f82009-10-30 11:44:26 +0100713 int index;
Wu, Fengguang91504872008-11-05 11:16:56 +0800714
Wu Fengguang03284c82008-11-22 09:40:53 +0800715 printk(KERN_INFO
Wu Fengguang54a25f82009-10-30 11:44:26 +0100716 "HDMI hot plug event: Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
717 tag, pind, eldv);
718
719 index = hda_node_index(spec->pin, tag);
720 if (index < 0)
721 return;
722
Wu Fengguang23ccc2b2009-11-18 12:38:01 +0800723 spec->sink_eld[index].monitor_present = pind;
724 spec->sink_eld[index].eld_valid = eldv;
Wu, Fengguang91504872008-11-05 11:16:56 +0800725
726 if (pind && eldv) {
Wu Fengguang3f54aa52009-11-18 12:38:03 +0800727 hdmi_get_show_eld(codec, spec->pin[index], &spec->sink_eld[index]);
Wu, Fengguang91504872008-11-05 11:16:56 +0800728 /* TODO: do real things about ELD */
729 }
730}
731
732static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
733{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100734 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
Wu, Fengguang91504872008-11-05 11:16:56 +0800735 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
736 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
737 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
738
Wu Fengguang03284c82008-11-22 09:40:53 +0800739 printk(KERN_INFO
Wu Fengguang54a25f82009-10-30 11:44:26 +0100740 "HDMI CP event: PIN=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
741 tag,
Wu Fengguang03284c82008-11-22 09:40:53 +0800742 subtag,
743 cp_state,
744 cp_ready);
Wu, Fengguang91504872008-11-05 11:16:56 +0800745
Wu Fengguang03284c82008-11-22 09:40:53 +0800746 /* TODO */
Wu, Fengguang91504872008-11-05 11:16:56 +0800747 if (cp_state)
748 ;
749 if (cp_ready)
750 ;
751}
752
753
754static void intel_hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
755{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100756 struct intel_hdmi_spec *spec = codec->spec;
Wu, Fengguang91504872008-11-05 11:16:56 +0800757 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
758 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
759
Wu Fengguang54a25f82009-10-30 11:44:26 +0100760 if (hda_node_index(spec->pin, tag) < 0) {
Wu Fengguang03284c82008-11-22 09:40:53 +0800761 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
Wu, Fengguang91504872008-11-05 11:16:56 +0800762 return;
763 }
764
765 if (subtag == 0)
766 hdmi_intrinsic_event(codec, res);
767 else
768 hdmi_non_intrinsic_event(codec, res);
769}
770
771/*
772 * Callbacks
773 */
774
Wu Fengguang57791912009-11-18 12:38:06 +0800775static void hdmi_setup_stream(struct hda_codec *codec, hda_nid_t nid,
776 u32 stream_tag, int format)
777{
778 int tag;
779 int fmt;
780
781 tag = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_CONV, 0) >> 4;
782 fmt = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_STREAM_FORMAT, 0);
783
784 snd_printdd("hdmi_setup_stream: "
785 "NID=0x%x, %sstream=0x%x, %sformat=0x%x\n",
786 nid,
787 tag == stream_tag ? "" : "new-",
788 stream_tag,
789 fmt == format ? "" : "new-",
790 format);
791
792 if (tag != stream_tag)
793 snd_hda_codec_write(codec, nid, 0,
794 AC_VERB_SET_CHANNEL_STREAMID, stream_tag << 4);
795 if (fmt != format)
796 snd_hda_codec_write(codec, nid, 0,
797 AC_VERB_SET_STREAM_FORMAT, format);
798}
799
Wu, Fengguang91504872008-11-05 11:16:56 +0800800static int intel_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
801 struct hda_codec *codec,
802 unsigned int stream_tag,
803 unsigned int format,
804 struct snd_pcm_substream *substream)
805{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100806 hdmi_set_channel_count(codec, hinfo->nid,
Wu Fengguang7bedb012009-10-30 11:41:44 +0100807 substream->runtime->channels);
Wu, Fengguang91504872008-11-05 11:16:56 +0800808
Wu Fengguang54a25f82009-10-30 11:44:26 +0100809 hdmi_setup_audio_infoframe(codec, hinfo->nid, substream);
Wu, Fengguang91504872008-11-05 11:16:56 +0800810
Wu Fengguang57791912009-11-18 12:38:06 +0800811 hdmi_setup_stream(codec, hinfo->nid, stream_tag, format);
Wu, Fengguang91504872008-11-05 11:16:56 +0800812 return 0;
813}
814
Wu Fengguangddb81522009-10-30 11:43:03 +0100815static int intel_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
816 struct hda_codec *codec,
817 struct snd_pcm_substream *substream)
818{
Wu Fengguangddb81522009-10-30 11:43:03 +0100819 return 0;
820}
821
Wu, Fengguang91504872008-11-05 11:16:56 +0800822static struct hda_pcm_stream intel_hdmi_pcm_playback = {
823 .substreams = 1,
824 .channels_min = 2,
Wu, Fengguang91504872008-11-05 11:16:56 +0800825 .ops = {
Wu Fengguang70ca35f2009-10-30 11:42:18 +0100826 .prepare = intel_hdmi_playback_pcm_prepare,
827 .cleanup = intel_hdmi_playback_pcm_cleanup,
Wu, Fengguang91504872008-11-05 11:16:56 +0800828 },
829};
830
831static int intel_hdmi_build_pcms(struct hda_codec *codec)
832{
833 struct intel_hdmi_spec *spec = codec->spec;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100834 struct hda_pcm *info = spec->pcm_rec;
835 int i;
Wu, Fengguang91504872008-11-05 11:16:56 +0800836
Wu Fengguang54a25f82009-10-30 11:44:26 +0100837 codec->num_pcms = spec->num_cvts;
Wu, Fengguang91504872008-11-05 11:16:56 +0800838 codec->pcm_info = info;
839
Wu Fengguang54a25f82009-10-30 11:44:26 +0100840 for (i = 0; i < codec->num_pcms; i++, info++) {
Wu Fengguang69fb3462009-10-30 11:45:04 +0100841 unsigned int chans;
842
843 chans = get_wcaps(codec, spec->cvt[i]);
844 chans = get_wcaps_channels(chans);
845
Wu Fengguang54a25f82009-10-30 11:44:26 +0100846 info->name = intel_hdmi_pcm_names[i];
847 info->pcm_type = HDA_PCM_TYPE_HDMI;
848 info->stream[SNDRV_PCM_STREAM_PLAYBACK] =
849 intel_hdmi_pcm_playback;
850 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid = spec->cvt[i];
Wu Fengguang69fb3462009-10-30 11:45:04 +0100851 info->stream[SNDRV_PCM_STREAM_PLAYBACK].channels_max = chans;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100852 }
Wu, Fengguang91504872008-11-05 11:16:56 +0800853
854 return 0;
855}
856
857static int intel_hdmi_build_controls(struct hda_codec *codec)
858{
859 struct intel_hdmi_spec *spec = codec->spec;
860 int err;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100861 int i;
Wu, Fengguang91504872008-11-05 11:16:56 +0800862
Wu Fengguang54a25f82009-10-30 11:44:26 +0100863 for (i = 0; i < codec->num_pcms; i++) {
864 err = snd_hda_create_spdif_out_ctls(codec, spec->cvt[i]);
865 if (err < 0)
866 return err;
867 }
Wu, Fengguang91504872008-11-05 11:16:56 +0800868
869 return 0;
870}
871
872static int intel_hdmi_init(struct hda_codec *codec)
873{
Wu Fengguang54a25f82009-10-30 11:44:26 +0100874 struct intel_hdmi_spec *spec = codec->spec;
875 int i;
Wu, Fengguang91504872008-11-05 11:16:56 +0800876
Wu Fengguang54a25f82009-10-30 11:44:26 +0100877 for (i = 0; spec->pin[i]; i++) {
878 hdmi_enable_output(codec, spec->pin[i]);
879 snd_hda_codec_write(codec, spec->pin[i], 0,
880 AC_VERB_SET_UNSOLICITED_ENABLE,
881 AC_USRSP_EN | spec->pin[i]);
882 }
Wu, Fengguang91504872008-11-05 11:16:56 +0800883 return 0;
884}
885
886static void intel_hdmi_free(struct hda_codec *codec)
887{
Takashi Iwaif208dba2008-11-21 09:11:50 +0100888 struct intel_hdmi_spec *spec = codec->spec;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100889 int i;
Takashi Iwaif208dba2008-11-21 09:11:50 +0100890
Wu Fengguang54a25f82009-10-30 11:44:26 +0100891 for (i = 0; i < spec->num_pins; i++)
892 snd_hda_eld_proc_free(codec, &spec->sink_eld[i]);
893
Takashi Iwaif208dba2008-11-21 09:11:50 +0100894 kfree(spec);
Wu, Fengguang91504872008-11-05 11:16:56 +0800895}
896
897static struct hda_codec_ops intel_hdmi_patch_ops = {
898 .init = intel_hdmi_init,
899 .free = intel_hdmi_free,
900 .build_pcms = intel_hdmi_build_pcms,
901 .build_controls = intel_hdmi_build_controls,
902 .unsol_event = intel_hdmi_unsol_event,
903};
904
Wu Fengguangfd080b22009-10-30 11:46:22 +0100905static int patch_intel_hdmi(struct hda_codec *codec)
Wu, Fengguang91504872008-11-05 11:16:56 +0800906{
907 struct intel_hdmi_spec *spec;
Wu Fengguang54a25f82009-10-30 11:44:26 +0100908 int i;
Wu, Fengguang91504872008-11-05 11:16:56 +0800909
910 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
911 if (spec == NULL)
912 return -ENOMEM;
913
Wu, Fengguang91504872008-11-05 11:16:56 +0800914 codec->spec = spec;
Wu Fengguangf4243672009-10-30 11:45:35 +0100915 if (intel_hdmi_parse_codec(codec) < 0) {
916 codec->spec = NULL;
917 kfree(spec);
918 return -EINVAL;
919 }
Wu, Fengguang91504872008-11-05 11:16:56 +0800920 codec->patch_ops = intel_hdmi_patch_ops;
921
Wu Fengguang54a25f82009-10-30 11:44:26 +0100922 for (i = 0; i < spec->num_pins; i++)
923 snd_hda_eld_proc_new(codec, &spec->sink_eld[i], i);
Wu Fengguang5f1e71b2008-11-18 11:47:53 +0800924
Wu Fengguang698544d2008-11-19 08:56:17 +0800925 init_channel_allocations();
926
Wu, Fengguang91504872008-11-05 11:16:56 +0800927 return 0;
928}
929
Takashi Iwai1289e9e2008-11-27 15:47:11 +0100930static struct hda_codec_preset snd_hda_preset_intelhdmi[] = {
Takashi Iwai74c61132008-12-18 09:11:33 +0100931 { .id = 0x808629fb, .name = "G45 DEVCL", .patch = patch_intel_hdmi },
932 { .id = 0x80862801, .name = "G45 DEVBLC", .patch = patch_intel_hdmi },
933 { .id = 0x80862802, .name = "G45 DEVCTG", .patch = patch_intel_hdmi },
934 { .id = 0x80862803, .name = "G45 DEVELK", .patch = patch_intel_hdmi },
Wu Fengguangfd080b22009-10-30 11:46:22 +0100935 { .id = 0x80862804, .name = "G45 DEVIBX", .patch = patch_intel_hdmi },
936 { .id = 0x80860054, .name = "Q57 DEVIBX", .patch = patch_intel_hdmi },
Wu Fengguang3a95cb92008-11-13 10:19:38 +0800937 { .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_intel_hdmi },
Wu, Fengguang91504872008-11-05 11:16:56 +0800938 {} /* terminator */
939};
Takashi Iwai1289e9e2008-11-27 15:47:11 +0100940
941MODULE_ALIAS("snd-hda-codec-id:808629fb");
942MODULE_ALIAS("snd-hda-codec-id:80862801");
943MODULE_ALIAS("snd-hda-codec-id:80862802");
944MODULE_ALIAS("snd-hda-codec-id:80862803");
Wu Fengguanga57c0eb2009-02-11 15:22:31 +0800945MODULE_ALIAS("snd-hda-codec-id:80862804");
Jaroslav Kysela87a8c372009-07-23 10:58:29 +0200946MODULE_ALIAS("snd-hda-codec-id:80860054");
Takashi Iwai1289e9e2008-11-27 15:47:11 +0100947MODULE_ALIAS("snd-hda-codec-id:10951392");
948
949MODULE_LICENSE("GPL");
950MODULE_DESCRIPTION("Intel HDMI HD-audio codec");
951
952static struct hda_codec_preset_list intel_list = {
953 .preset = snd_hda_preset_intelhdmi,
954 .owner = THIS_MODULE,
955};
956
957static int __init patch_intelhdmi_init(void)
958{
959 return snd_hda_add_codec_preset(&intel_list);
960}
961
962static void __exit patch_intelhdmi_exit(void)
963{
964 snd_hda_delete_codec_preset(&intel_list);
965}
966
967module_init(patch_intelhdmi_init)
968module_exit(patch_intelhdmi_exit)