blob: d8c2a29b3c1547385bf59d3682888d348899bbe9 [file] [log] [blame]
Arnd Bergmannfef1c772005-06-23 09:43:37 +10001/*
Arnd Bergmannf3f66f52005-10-31 20:08:37 -05002 * linux/arch/powerpc/platforms/cell/cell_setup.c
Arnd Bergmannfef1c772005-06-23 09:43:37 +10003 *
4 * Copyright (C) 1995 Linus Torvalds
5 * Adapted from 'alpha' version by Gary Thomas
6 * Modified by Cort Dougan (cort@cs.nmt.edu)
7 * Modified by PPC64 Team, IBM Corp
Arnd Bergmannf3f66f52005-10-31 20:08:37 -05008 * Modified by Cell Team, IBM Deutschland Entwicklung GmbH
Arnd Bergmannfef1c772005-06-23 09:43:37 +10009 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15#undef DEBUG
16
Arnd Bergmannfef1c772005-06-23 09:43:37 +100017#include <linux/sched.h>
18#include <linux/kernel.h>
19#include <linux/mm.h>
20#include <linux/stddef.h>
21#include <linux/unistd.h>
22#include <linux/slab.h>
23#include <linux/user.h>
24#include <linux/reboot.h>
25#include <linux/init.h>
26#include <linux/delay.h>
27#include <linux/irq.h>
28#include <linux/seq_file.h>
29#include <linux/root_dev.h>
30#include <linux/console.h>
Joel H Schoppbed120c2006-05-01 12:16:11 -070031#include <linux/mutex.h>
32#include <linux/memory_hotplug.h>
Arnd Bergmannfef1c772005-06-23 09:43:37 +100033
34#include <asm/mmu.h>
35#include <asm/processor.h>
36#include <asm/io.h>
Michael Ellerman3d1229d2005-11-14 23:35:00 +110037#include <asm/kexec.h>
Arnd Bergmannfef1c772005-06-23 09:43:37 +100038#include <asm/pgtable.h>
39#include <asm/prom.h>
40#include <asm/rtas.h>
41#include <asm/pci-bridge.h>
42#include <asm/iommu.h>
43#include <asm/dma.h>
44#include <asm/machdep.h>
45#include <asm/time.h>
46#include <asm/nvram.h>
47#include <asm/cputable.h>
Stephen Rothwelld3878992005-09-28 02:50:25 +100048#include <asm/ppc-pci.h>
Paul Mackerras40ef8cb2005-10-10 22:50:37 +100049#include <asm/irq.h>
Joel H Schoppbed120c2006-05-01 12:16:11 -070050#include <asm/spu.h>
Geoff Levand540270d2006-06-19 20:33:29 +020051#include <asm/spu_priv1.h>
Arnd Bergmannfef1c772005-06-23 09:43:37 +100052
Arnd Bergmannf3f66f52005-10-31 20:08:37 -050053#include "interrupt.h"
54#include "iommu.h"
Benjamin Herrenschmidtacf7d762006-06-19 20:33:16 +020055#include "cbe_regs.h"
Arnd Bergmannc902be72006-01-04 19:55:53 +000056#include "pervasive.h"
Benjamin Herrenschmidtacf7d762006-06-19 20:33:16 +020057#include "ras.h"
Arnd Bergmannfef1c772005-06-23 09:43:37 +100058
59#ifdef DEBUG
60#define DBG(fmt...) udbg_printf(fmt)
61#else
62#define DBG(fmt...)
63#endif
64
Arnd Bergmann8fce10a2006-01-11 23:07:11 +000065static void cell_show_cpuinfo(struct seq_file *m)
Arnd Bergmannfef1c772005-06-23 09:43:37 +100066{
67 struct device_node *root;
68 const char *model = "";
69
70 root = of_find_node_by_path("/");
71 if (root)
72 model = get_property(root, "model", NULL);
Arnd Bergmannf3f66f52005-10-31 20:08:37 -050073 seq_printf(m, "machine\t\t: CHRP %s\n", model);
Arnd Bergmannfef1c772005-06-23 09:43:37 +100074 of_node_put(root);
75}
76
Arnd Bergmannf3f66f52005-10-31 20:08:37 -050077static void cell_progress(char *s, unsigned short hex)
Arnd Bergmannfef1c772005-06-23 09:43:37 +100078{
79 printk("*** %04x : %s\n", hex, s ? s : "");
80}
81
Arnd Bergmannf3f66f52005-10-31 20:08:37 -050082static void __init cell_setup_arch(void)
Arnd Bergmannfef1c772005-06-23 09:43:37 +100083{
Arnd Bergmanncebf5892005-06-23 09:43:43 +100084 ppc_md.init_IRQ = iic_init_IRQ;
85 ppc_md.get_irq = iic_get_irq;
Geoff Levand540270d2006-06-19 20:33:29 +020086#ifdef CONFIG_SPU_BASE
87 spu_priv1_ops = &spu_priv1_mmio_ops;
88#endif
Arnd Bergmanncebf5892005-06-23 09:43:43 +100089
Benjamin Herrenschmidtacf7d762006-06-19 20:33:16 +020090 cbe_regs_init();
91
92#ifdef CONFIG_CBE_RAS
93 cbe_ras_init();
94#endif
95
Arnd Bergmannfef1c772005-06-23 09:43:37 +100096#ifdef CONFIG_SMP
Arnd Bergmannf3f66f52005-10-31 20:08:37 -050097 smp_init_cell();
Arnd Bergmannfef1c772005-06-23 09:43:37 +100098#endif
99
100 /* init to some ~sane value until calibrate_delay() runs */
101 loops_per_jiffy = 50000000;
102
103 if (ROOT_DEV == 0) {
104 printk("No ramdisk, default root is /dev/hda2\n");
105 ROOT_DEV = Root_HDA2;
106 }
107
108 /* Find and initialize PCI host bridges */
109 init_pci_config_tokens();
110 find_and_init_phbs();
Arnd Bergmanncebf5892005-06-23 09:43:43 +1000111 spider_init_IRQ();
Benjamin Herrenschmidtacf7d762006-06-19 20:33:16 +0200112 cbe_pervasive_init();
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000113#ifdef CONFIG_DUMMY_CONSOLE
114 conswitchp = &dummy_con;
115#endif
116
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500117 mmio_nvram_init();
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000118}
119
120/*
121 * Early initialization. Relocation is on but do not reference unbolted pages
122 */
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500123static void __init cell_init_early(void)
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000124{
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500125 DBG(" -> cell_init_early()\n");
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000126
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500127 cell_init_iommu();
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000128
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500129 ppc64_interrupt_controller = IC_CELL_PIC;
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000130
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500131 DBG(" <- cell_init_early()\n");
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000132}
133
134
Benjamin Herrenschmidte8222502006-03-28 23:15:54 +1100135static int __init cell_probe(void)
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000136{
Benjamin Herrenschmidte8222502006-03-28 23:15:54 +1100137 unsigned long root = of_get_flat_dt_root();
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000138
Michael Ellerman7d0daae2006-06-23 18:16:38 +1000139 if (!of_flat_dt_is_compatible(root, "IBM,CBEA") &&
140 !of_flat_dt_is_compatible(root, "IBM,CPBW-1.0"))
141 return 0;
Arnd Bergmann133dda12006-06-07 12:04:18 +1000142
Michael Ellerman94b60ec2006-06-23 18:20:22 +1000143#ifdef CONFIG_UDBG_RTAS_CONSOLE
144 udbg_init_rtas_console();
145#endif
146
Michael Ellerman7d0daae2006-06-23 18:16:38 +1000147 hpte_init_native();
148
149 return 1;
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000150}
151
David Woodhoused52771f2005-12-09 19:04:21 +0100152/*
153 * Cell has no legacy IO; anything calling this function has to
154 * fail or bad things will happen
155 */
156static int cell_check_legacy_ioport(unsigned int baseport)
157{
158 return -ENODEV;
159}
160
Benjamin Herrenschmidte8222502006-03-28 23:15:54 +1100161define_machine(cell) {
162 .name = "Cell",
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500163 .probe = cell_probe,
164 .setup_arch = cell_setup_arch,
165 .init_early = cell_init_early,
166 .show_cpuinfo = cell_show_cpuinfo,
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000167 .restart = rtas_restart,
168 .power_off = rtas_power_off,
169 .halt = rtas_halt,
170 .get_boot_time = rtas_get_boot_time,
171 .get_rtc_time = rtas_get_rtc_time,
172 .set_rtc_time = rtas_set_rtc_time,
173 .calibrate_decr = generic_calibrate_decr,
David Woodhoused52771f2005-12-09 19:04:21 +0100174 .check_legacy_ioport = cell_check_legacy_ioport,
Arnd Bergmannf3f66f52005-10-31 20:08:37 -0500175 .progress = cell_progress,
Michael Ellerman3d1229d2005-11-14 23:35:00 +1100176#ifdef CONFIG_KEXEC
177 .machine_kexec = default_machine_kexec,
178 .machine_kexec_prepare = default_machine_kexec_prepare,
Michael Ellermancc532912005-12-04 18:39:43 +1100179 .machine_crash_shutdown = default_machine_crash_shutdown,
Michael Ellerman3d1229d2005-11-14 23:35:00 +1100180#endif
Arnd Bergmannfef1c772005-06-23 09:43:37 +1000181};