Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / kernel / msm / 8954956f9dcd1cd7993d2f00836dc55c6a1dcbe8 / . / include / linux / msm_vidc_dec.h
blob: fb781f42eff19c7e965dfc1b382987228afdb8b7 [file] [log] [blame]
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -0700[diff] [blame]1#ifndef _MSM_VIDC_DEC_H_
2#define _MSM_VIDC_DEC_H_
3
4#include <linux/types.h>
5#include <linux/ioctl.h>
6
7/* STATUS CODES */
8/* Base value for status codes */
9#define VDEC_S_BASE 0x40000000
10/* Success */
11#define VDEC_S_SUCCESS (VDEC_S_BASE)
12/* General failure */
13#define VDEC_S_EFAIL (VDEC_S_BASE + 1)
14/* Fatal irrecoverable failure. Need to tear down session. */
15#define VDEC_S_EFATAL (VDEC_S_BASE + 2)
16/* Error detected in the passed parameters */
17#define VDEC_S_EBADPARAM (VDEC_S_BASE + 3)
18/* Command called in invalid state. */
19#define VDEC_S_EINVALSTATE (VDEC_S_BASE + 4)
20 /* Insufficient OS resources - thread, memory etc. */
21#define VDEC_S_ENOSWRES (VDEC_S_BASE + 5)
22 /* Insufficient HW resources - core capacity maxed out. */
23#define VDEC_S_ENOHWRES (VDEC_S_BASE + 6)
24/* Invalid command called */
25#define VDEC_S_EINVALCMD (VDEC_S_BASE + 7)
26/* Command timeout. */
27#define VDEC_S_ETIMEOUT (VDEC_S_BASE + 8)
28/* Pre-requirement is not met for API. */
29#define VDEC_S_ENOPREREQ (VDEC_S_BASE + 9)
30/* Command queue is full. */
31#define VDEC_S_ECMDQFULL (VDEC_S_BASE + 10)
32/* Command is not supported by this driver */
33#define VDEC_S_ENOTSUPP (VDEC_S_BASE + 11)
34/* Command is not implemented by thedriver. */
35#define VDEC_S_ENOTIMPL (VDEC_S_BASE + 12)
36/* Command is not implemented by the driver. */
37#define VDEC_S_BUSY (VDEC_S_BASE + 13)
38
39#define VDEC_INTF_VER 1
40#define VDEC_MSG_BASE 0x0000000
41/* Codes to identify asynchronous message responses and events that driver
42 wants to communicate to the app.*/
43#define VDEC_MSG_INVALID (VDEC_MSG_BASE + 0)
44#define VDEC_MSG_RESP_INPUT_BUFFER_DONE (VDEC_MSG_BASE + 1)
45#define VDEC_MSG_RESP_OUTPUT_BUFFER_DONE (VDEC_MSG_BASE + 2)
46#define VDEC_MSG_RESP_INPUT_FLUSHED (VDEC_MSG_BASE + 3)
47#define VDEC_MSG_RESP_OUTPUT_FLUSHED (VDEC_MSG_BASE + 4)
48#define VDEC_MSG_RESP_FLUSH_INPUT_DONE (VDEC_MSG_BASE + 5)
49#define VDEC_MSG_RESP_FLUSH_OUTPUT_DONE (VDEC_MSG_BASE + 6)
50#define VDEC_MSG_RESP_START_DONE (VDEC_MSG_BASE + 7)
51#define VDEC_MSG_RESP_STOP_DONE (VDEC_MSG_BASE + 8)
52#define VDEC_MSG_RESP_PAUSE_DONE (VDEC_MSG_BASE + 9)
53#define VDEC_MSG_RESP_RESUME_DONE (VDEC_MSG_BASE + 10)
54#define VDEC_MSG_RESP_RESOURCE_LOADED (VDEC_MSG_BASE + 11)
55#define VDEC_EVT_RESOURCES_LOST (VDEC_MSG_BASE + 12)
56#define VDEC_MSG_EVT_CONFIG_CHANGED (VDEC_MSG_BASE + 13)
57#define VDEC_MSG_EVT_HW_ERROR (VDEC_MSG_BASE + 14)
58#define VDEC_MSG_EVT_INFO_CONFIG_CHANGED (VDEC_MSG_BASE + 15)
59
60/*Buffer flags bits masks.*/
61#define VDEC_BUFFERFLAG_EOS 0x00000001
62#define VDEC_BUFFERFLAG_DECODEONLY 0x00000004
63#define VDEC_BUFFERFLAG_DATACORRUPT 0x00000008
64#define VDEC_BUFFERFLAG_ENDOFFRAME 0x00000010
65#define VDEC_BUFFERFLAG_SYNCFRAME 0x00000020
66#define VDEC_BUFFERFLAG_EXTRADATA 0x00000040
67#define VDEC_BUFFERFLAG_CODECCONFIG 0x00000080
68
69/*Post processing flags bit masks*/
70#define VDEC_EXTRADATA_NONE 0x001
71#define VDEC_EXTRADATA_QP 0x004
72#define VDEC_EXTRADATA_MB_ERROR_MAP 0x008
73#define VDEC_EXTRADATA_SEI 0x010
74#define VDEC_EXTRADATA_VUI 0x020
75#define VDEC_EXTRADATA_VC1 0x040
76
77#define VDEC_CMDBASE 0x800
78#define VDEC_CMD_SET_INTF_VERSION (VDEC_CMDBASE)
79
80#define VDEC_IOCTL_MAGIC 'v'
81
82struct vdec_ioctl_msg {
83 void __user *in;
84 void __user *out;
85};
86
87/* CMD params: InputParam:enum vdec_codec
88 OutputParam: struct vdec_profile_level*/
89#define VDEC_IOCTL_GET_PROFILE_LEVEL_SUPPORTED \
90 _IOWR(VDEC_IOCTL_MAGIC, 0, struct vdec_ioctl_msg)
91
92/*CMD params:InputParam: NULL
93 OutputParam: uint32_t(bitmask)*/
94#define VDEC_IOCTL_GET_INTERLACE_FORMAT \
95 _IOR(VDEC_IOCTL_MAGIC, 1, struct vdec_ioctl_msg)
96
97/* CMD params: InputParam: enum vdec_codec
98 OutputParam: struct vdec_profile_level*/
99#define VDEC_IOCTL_GET_CURRENT_PROFILE_LEVEL \
100 _IOWR(VDEC_IOCTL_MAGIC, 2, struct vdec_ioctl_msg)
101
102/*CMD params: SET: InputParam: enum vdec_output_fromat OutputParam: NULL
103 GET: InputParam: NULL OutputParam: enum vdec_output_fromat*/
104#define VDEC_IOCTL_SET_OUTPUT_FORMAT \
105 _IOWR(VDEC_IOCTL_MAGIC, 3, struct vdec_ioctl_msg)
106#define VDEC_IOCTL_GET_OUTPUT_FORMAT \
107 _IOWR(VDEC_IOCTL_MAGIC, 4, struct vdec_ioctl_msg)
108
109/*CMD params: SET: InputParam: enum vdec_codec OutputParam: NULL
110 GET: InputParam: NULL OutputParam: enum vdec_codec*/
111#define VDEC_IOCTL_SET_CODEC \
112 _IOW(VDEC_IOCTL_MAGIC, 5, struct vdec_ioctl_msg)
113#define VDEC_IOCTL_GET_CODEC \
114 _IOR(VDEC_IOCTL_MAGIC, 6, struct vdec_ioctl_msg)
115
116/*CMD params: SET: InputParam: struct vdec_picsize outputparam: NULL
117 GET: InputParam: NULL outputparam: struct vdec_picsize*/
118#define VDEC_IOCTL_SET_PICRES \
119 _IOW(VDEC_IOCTL_MAGIC, 7, struct vdec_ioctl_msg)
120#define VDEC_IOCTL_GET_PICRES \
121 _IOR(VDEC_IOCTL_MAGIC, 8, struct vdec_ioctl_msg)
122
123#define VDEC_IOCTL_SET_EXTRADATA \
124 _IOW(VDEC_IOCTL_MAGIC, 9, struct vdec_ioctl_msg)
125#define VDEC_IOCTL_GET_EXTRADATA \
126 _IOR(VDEC_IOCTL_MAGIC, 10, struct vdec_ioctl_msg)
127
128#define VDEC_IOCTL_SET_SEQUENCE_HEADER \
129 _IOW(VDEC_IOCTL_MAGIC, 11, struct vdec_ioctl_msg)
130
131/* CMD params: SET: InputParam - vdec_allocatorproperty, OutputParam - NULL
132 GET: InputParam - NULL, OutputParam - vdec_allocatorproperty*/
133#define VDEC_IOCTL_SET_BUFFER_REQ \
134 _IOW(VDEC_IOCTL_MAGIC, 12, struct vdec_ioctl_msg)
135#define VDEC_IOCTL_GET_BUFFER_REQ \
136 _IOR(VDEC_IOCTL_MAGIC, 13, struct vdec_ioctl_msg)
137/* CMD params: InputParam - vdec_buffer, OutputParam - uint8_t** */
138#define VDEC_IOCTL_ALLOCATE_BUFFER \
139 _IOWR(VDEC_IOCTL_MAGIC, 14, struct vdec_ioctl_msg)
140/* CMD params: InputParam - uint8_t *, OutputParam - NULL.*/
141#define VDEC_IOCTL_FREE_BUFFER \
142 _IOW(VDEC_IOCTL_MAGIC, 15, struct vdec_ioctl_msg)
143
144/*CMD params: CMD: InputParam - struct vdec_setbuffer_cmd, OutputParam - NULL*/
145#define VDEC_IOCTL_SET_BUFFER \
146 _IOW(VDEC_IOCTL_MAGIC, 16, struct vdec_ioctl_msg)
147
148/* CMD params: InputParam - struct vdec_fillbuffer_cmd, OutputParam - NULL*/
149#define VDEC_IOCTL_FILL_OUTPUT_BUFFER \
150 _IOW(VDEC_IOCTL_MAGIC, 17, struct vdec_ioctl_msg)
151
152/*CMD params: InputParam - struct vdec_frameinfo , OutputParam - NULL*/
153#define VDEC_IOCTL_DECODE_FRAME \
154 _IOW(VDEC_IOCTL_MAGIC, 18, struct vdec_ioctl_msg)
155
156#define VDEC_IOCTL_LOAD_RESOURCES _IO(VDEC_IOCTL_MAGIC, 19)
157#define VDEC_IOCTL_CMD_START _IO(VDEC_IOCTL_MAGIC, 20)
158#define VDEC_IOCTL_CMD_STOP _IO(VDEC_IOCTL_MAGIC, 21)
159#define VDEC_IOCTL_CMD_PAUSE _IO(VDEC_IOCTL_MAGIC, 22)
160#define VDEC_IOCTL_CMD_RESUME _IO(VDEC_IOCTL_MAGIC, 23)
161
162/*CMD params: InputParam - enum vdec_bufferflush , OutputParam - NULL */
163#define VDEC_IOCTL_CMD_FLUSH _IOW(VDEC_IOCTL_MAGIC, 24, struct vdec_ioctl_msg)
164
165/* ========================================================
166 * IOCTL for getting asynchronous notification from driver
167 * ========================================================*/
168
169/*IOCTL params: InputParam - NULL, OutputParam - struct vdec_msginfo*/
170#define VDEC_IOCTL_GET_NEXT_MSG \
171 _IOR(VDEC_IOCTL_MAGIC, 25, struct vdec_ioctl_msg)
172
173#define VDEC_IOCTL_STOP_NEXT_MSG _IO(VDEC_IOCTL_MAGIC, 26)
174
175#define VDEC_IOCTL_GET_NUMBER_INSTANCES \
176 _IOR(VDEC_IOCTL_MAGIC, 27, struct vdec_ioctl_msg)
177
178#define VDEC_IOCTL_SET_PICTURE_ORDER \
179 _IOW(VDEC_IOCTL_MAGIC, 28, struct vdec_ioctl_msg)
180
181#define VDEC_IOCTL_SET_FRAME_RATE \
182 _IOW(VDEC_IOCTL_MAGIC, 29, struct vdec_ioctl_msg)
183
184#define VDEC_IOCTL_SET_H264_MV_BUFFER \
185 _IOW(VDEC_IOCTL_MAGIC, 30, struct vdec_ioctl_msg)
186
187#define VDEC_IOCTL_FREE_H264_MV_BUFFER \
188 _IOW(VDEC_IOCTL_MAGIC, 31, struct vdec_ioctl_msg)
189
190#define VDEC_IOCTL_GET_MV_BUFFER_SIZE \
191 _IOR(VDEC_IOCTL_MAGIC, 32, struct vdec_ioctl_msg)
192
193#define VDEC_IOCTL_SET_IDR_ONLY_DECODING \
194 _IO(VDEC_IOCTL_MAGIC, 33)
195
196#define VDEC_IOCTL_SET_CONT_ON_RECONFIG \
197 _IO(VDEC_IOCTL_MAGIC, 34)
198
199enum vdec_picture {
200 PICTURE_TYPE_I,
201 PICTURE_TYPE_P,
202 PICTURE_TYPE_B,
203 PICTURE_TYPE_BI,
204 PICTURE_TYPE_SKIP,
205 PICTURE_TYPE_UNKNOWN
206};
207
208enum vdec_buffer {
209 VDEC_BUFFER_TYPE_INPUT,
210 VDEC_BUFFER_TYPE_OUTPUT
211};
212
213struct vdec_allocatorproperty {
214 enum vdec_buffer buffer_type;
215 uint32_t mincount;
216 uint32_t maxcount;
217 uint32_t actualcount;
218 size_t buffer_size;
219 uint32_t alignment;
220 uint32_t buf_poolid;
221};
222
223struct vdec_bufferpayload {
224 void __user *bufferaddr;
225 size_t buffer_len;
226 int pmem_fd;
227 size_t offset;
228 size_t mmaped_size;
229};
230
231struct vdec_setbuffer_cmd {
232 enum vdec_buffer buffer_type;
233 struct vdec_bufferpayload buffer;
234};
235
236struct vdec_fillbuffer_cmd {
237 struct vdec_bufferpayload buffer;
238 void *client_data;
239};
240
241enum vdec_bufferflush {
242 VDEC_FLUSH_TYPE_INPUT,
243 VDEC_FLUSH_TYPE_OUTPUT,
244 VDEC_FLUSH_TYPE_ALL
245};
246
247enum vdec_codec {
248 VDEC_CODECTYPE_H264 = 0x1,
249 VDEC_CODECTYPE_H263 = 0x2,
250 VDEC_CODECTYPE_MPEG4 = 0x3,
251 VDEC_CODECTYPE_DIVX_3 = 0x4,
252 VDEC_CODECTYPE_DIVX_4 = 0x5,
253 VDEC_CODECTYPE_DIVX_5 = 0x6,
254 VDEC_CODECTYPE_DIVX_6 = 0x7,
255 VDEC_CODECTYPE_XVID = 0x8,
256 VDEC_CODECTYPE_MPEG1 = 0x9,
257 VDEC_CODECTYPE_MPEG2 = 0xa,
258 VDEC_CODECTYPE_VC1 = 0xb,
259 VDEC_CODECTYPE_VC1_RCV = 0xc
260};
261
262enum vdec_mpeg2_profile {
263 VDEC_MPEG2ProfileSimple = 0x1,
264 VDEC_MPEG2ProfileMain = 0x2,
265 VDEC_MPEG2Profile422 = 0x4,
266 VDEC_MPEG2ProfileSNR = 0x8,
267 VDEC_MPEG2ProfileSpatial = 0x10,
268 VDEC_MPEG2ProfileHigh = 0x20,
269 VDEC_MPEG2ProfileKhronosExtensions = 0x6F000000,
270 VDEC_MPEG2ProfileVendorStartUnused = 0x7F000000,
271 VDEC_MPEG2ProfileMax = 0x7FFFFFFF
272};
273
274enum vdec_mpeg2_level {
275
276 VDEC_MPEG2LevelLL = 0x1,
277 VDEC_MPEG2LevelML = 0x2,
278 VDEC_MPEG2LevelH14 = 0x4,
279 VDEC_MPEG2LevelHL = 0x8,
280 VDEC_MPEG2LevelKhronosExtensions = 0x6F000000,
281 VDEC_MPEG2LevelVendorStartUnused = 0x7F000000,
282 VDEC_MPEG2LevelMax = 0x7FFFFFFF
283};
284
285enum vdec_mpeg4_profile {
286 VDEC_MPEG4ProfileSimple = 0x01,
287 VDEC_MPEG4ProfileSimpleScalable = 0x02,
288 VDEC_MPEG4ProfileCore = 0x04,
289 VDEC_MPEG4ProfileMain = 0x08,
290 VDEC_MPEG4ProfileNbit = 0x10,
291 VDEC_MPEG4ProfileScalableTexture = 0x20,
292 VDEC_MPEG4ProfileSimpleFace = 0x40,
293 VDEC_MPEG4ProfileSimpleFBA = 0x80,
294 VDEC_MPEG4ProfileBasicAnimated = 0x100,
295 VDEC_MPEG4ProfileHybrid = 0x200,
296 VDEC_MPEG4ProfileAdvancedRealTime = 0x400,
297 VDEC_MPEG4ProfileCoreScalable = 0x800,
298 VDEC_MPEG4ProfileAdvancedCoding = 0x1000,
299 VDEC_MPEG4ProfileAdvancedCore = 0x2000,
300 VDEC_MPEG4ProfileAdvancedScalable = 0x4000,
301 VDEC_MPEG4ProfileAdvancedSimple = 0x8000,
302 VDEC_MPEG4ProfileKhronosExtensions = 0x6F000000,
303 VDEC_MPEG4ProfileVendorStartUnused = 0x7F000000,
304 VDEC_MPEG4ProfileMax = 0x7FFFFFFF
305};
306
307enum vdec_mpeg4_level {
308 VDEC_MPEG4Level0 = 0x01,
309 VDEC_MPEG4Level0b = 0x02,
310 VDEC_MPEG4Level1 = 0x04,
311 VDEC_MPEG4Level2 = 0x08,
312 VDEC_MPEG4Level3 = 0x10,
313 VDEC_MPEG4Level4 = 0x20,
314 VDEC_MPEG4Level4a = 0x40,
315 VDEC_MPEG4Level5 = 0x80,
316 VDEC_MPEG4LevelKhronosExtensions = 0x6F000000,
317 VDEC_MPEG4LevelVendorStartUnused = 0x7F000000,
318 VDEC_MPEG4LevelMax = 0x7FFFFFFF
319};
320
321enum vdec_avc_profile {
322 VDEC_AVCProfileBaseline = 0x01,
323 VDEC_AVCProfileMain = 0x02,
324 VDEC_AVCProfileExtended = 0x04,
325 VDEC_AVCProfileHigh = 0x08,
326 VDEC_AVCProfileHigh10 = 0x10,
327 VDEC_AVCProfileHigh422 = 0x20,
328 VDEC_AVCProfileHigh444 = 0x40,
329 VDEC_AVCProfileKhronosExtensions = 0x6F000000,
330 VDEC_AVCProfileVendorStartUnused = 0x7F000000,
331 VDEC_AVCProfileMax = 0x7FFFFFFF
332};
333
334enum vdec_avc_level {
335 VDEC_AVCLevel1 = 0x01,
336 VDEC_AVCLevel1b = 0x02,
337 VDEC_AVCLevel11 = 0x04,
338 VDEC_AVCLevel12 = 0x08,
339 VDEC_AVCLevel13 = 0x10,
340 VDEC_AVCLevel2 = 0x20,
341 VDEC_AVCLevel21 = 0x40,
342 VDEC_AVCLevel22 = 0x80,
343 VDEC_AVCLevel3 = 0x100,
344 VDEC_AVCLevel31 = 0x200,
345 VDEC_AVCLevel32 = 0x400,
346 VDEC_AVCLevel4 = 0x800,
347 VDEC_AVCLevel41 = 0x1000,
348 VDEC_AVCLevel42 = 0x2000,
349 VDEC_AVCLevel5 = 0x4000,
350 VDEC_AVCLevel51 = 0x8000,
351 VDEC_AVCLevelKhronosExtensions = 0x6F000000,
352 VDEC_AVCLevelVendorStartUnused = 0x7F000000,
353 VDEC_AVCLevelMax = 0x7FFFFFFF
354};
355
356enum vdec_divx_profile {
357 VDEC_DIVXProfile_qMobile = 0x01,
358 VDEC_DIVXProfile_Mobile = 0x02,
359 VDEC_DIVXProfile_HD = 0x04,
360 VDEC_DIVXProfile_Handheld = 0x08,
361 VDEC_DIVXProfile_Portable = 0x10,
362 VDEC_DIVXProfile_HomeTheater = 0x20
363};
364
365enum vdec_xvid_profile {
366 VDEC_XVIDProfile_Simple = 0x1,
367 VDEC_XVIDProfile_Advanced_Realtime_Simple = 0x2,
368 VDEC_XVIDProfile_Advanced_Simple = 0x4
369};
370
371enum vdec_xvid_level {
372 VDEC_XVID_LEVEL_S_L0 = 0x1,
373 VDEC_XVID_LEVEL_S_L1 = 0x2,
374 VDEC_XVID_LEVEL_S_L2 = 0x4,
375 VDEC_XVID_LEVEL_S_L3 = 0x8,
376 VDEC_XVID_LEVEL_ARTS_L1 = 0x10,
377 VDEC_XVID_LEVEL_ARTS_L2 = 0x20,
378 VDEC_XVID_LEVEL_ARTS_L3 = 0x40,
379 VDEC_XVID_LEVEL_ARTS_L4 = 0x80,
380 VDEC_XVID_LEVEL_AS_L0 = 0x100,
381 VDEC_XVID_LEVEL_AS_L1 = 0x200,
382 VDEC_XVID_LEVEL_AS_L2 = 0x400,
383 VDEC_XVID_LEVEL_AS_L3 = 0x800,
384 VDEC_XVID_LEVEL_AS_L4 = 0x1000
385};
386
387enum vdec_h263profile {
388 VDEC_H263ProfileBaseline = 0x01,
389 VDEC_H263ProfileH320Coding = 0x02,
390 VDEC_H263ProfileBackwardCompatible = 0x04,
391 VDEC_H263ProfileISWV2 = 0x08,
392 VDEC_H263ProfileISWV3 = 0x10,
393 VDEC_H263ProfileHighCompression = 0x20,
394 VDEC_H263ProfileInternet = 0x40,
395 VDEC_H263ProfileInterlace = 0x80,
396 VDEC_H263ProfileHighLatency = 0x100,
397 VDEC_H263ProfileKhronosExtensions = 0x6F000000,
398 VDEC_H263ProfileVendorStartUnused = 0x7F000000,
399 VDEC_H263ProfileMax = 0x7FFFFFFF
400};
401
402enum vdec_h263level {
403 VDEC_H263Level10 = 0x01,
404 VDEC_H263Level20 = 0x02,
405 VDEC_H263Level30 = 0x04,
406 VDEC_H263Level40 = 0x08,
407 VDEC_H263Level45 = 0x10,
408 VDEC_H263Level50 = 0x20,
409 VDEC_H263Level60 = 0x40,
410 VDEC_H263Level70 = 0x80,
411 VDEC_H263LevelKhronosExtensions = 0x6F000000,
412 VDEC_H263LevelVendorStartUnused = 0x7F000000,
413 VDEC_H263LevelMax = 0x7FFFFFFF
414};
415
416enum vdec_wmv_format {
417 VDEC_WMVFormatUnused = 0x01,
418 VDEC_WMVFormat7 = 0x02,
419 VDEC_WMVFormat8 = 0x04,
420 VDEC_WMVFormat9 = 0x08,
421 VDEC_WMFFormatKhronosExtensions = 0x6F000000,
422 VDEC_WMFFormatVendorStartUnused = 0x7F000000,
423 VDEC_WMVFormatMax = 0x7FFFFFFF
424};
425
426enum vdec_vc1_profile {
427 VDEC_VC1ProfileSimple = 0x1,
428 VDEC_VC1ProfileMain = 0x2,
429 VDEC_VC1ProfileAdvanced = 0x4
430};
431
432enum vdec_vc1_level {
433 VDEC_VC1_LEVEL_S_Low = 0x1,
434 VDEC_VC1_LEVEL_S_Medium = 0x2,
435 VDEC_VC1_LEVEL_M_Low = 0x4,
436 VDEC_VC1_LEVEL_M_Medium = 0x8,
437 VDEC_VC1_LEVEL_M_High = 0x10,
438 VDEC_VC1_LEVEL_A_L0 = 0x20,
439 VDEC_VC1_LEVEL_A_L1 = 0x40,
440 VDEC_VC1_LEVEL_A_L2 = 0x80,
441 VDEC_VC1_LEVEL_A_L3 = 0x100,
442 VDEC_VC1_LEVEL_A_L4 = 0x200
443};
444
445struct vdec_profile_level {
446 uint32_t profiles;
447 uint32_t levels;
448};
449
450enum vdec_interlaced_format {
451 VDEC_InterlaceFrameProgressive = 0x1,
452 VDEC_InterlaceInterleaveFrameTopFieldFirst = 0x2,
453 VDEC_InterlaceInterleaveFrameBottomFieldFirst = 0x4
454};
455
456enum vdec_output_fromat {
457 VDEC_YUV_FORMAT_NV12 = 0x1,
458 VDEC_YUV_FORMAT_TILE_4x2 = 0x2
459};
460
461enum vdec_output_order {
462 VDEC_ORDER_DISPLAY = 0x1,
463 VDEC_ORDER_DECODE = 0x2
464};
465
466struct vdec_picsize {
467 uint32_t frame_width;
468 uint32_t frame_height;
469 uint32_t stride;
470 uint32_t scan_lines;
471};
472
473struct vdec_seqheader {
474 void __user *ptr_seqheader;
475 size_t seq_header_len;
476 int pmem_fd;
477 size_t pmem_offset;
478};
479
480struct vdec_mberror {
481 void __user *ptr_errormap;
482 size_t err_mapsize;
483};
484
485struct vdec_input_frameinfo {
486 void __user *bufferaddr;
487 size_t offset;
488 size_t datalen;
489 uint32_t flags;
490 int64_t timestamp;
491 void *client_data;
492 int pmem_fd;
493 size_t pmem_offset;
494};
495
496struct vdec_framesize {
497 uint32_t left;
498 uint32_t top;
499 uint32_t right;
500 uint32_t bottom;
501};
502
503struct vdec_output_frameinfo {
504 void __user *bufferaddr;
505 size_t offset;
506 size_t len;
507 uint32_t flags;
508 int64_t time_stamp;
509 enum vdec_picture pic_type;
510 void *client_data;
511 void *input_frame_clientdata;
512 struct vdec_framesize framesize;
513 enum vdec_interlaced_format interlaced_format;
514};
515
516union vdec_msgdata {
517 struct vdec_output_frameinfo output_frame;
518 void *input_frame_clientdata;
519};
520
521struct vdec_msginfo {
522 uint32_t status_code;
523 uint32_t msgcode;
524 union vdec_msgdata msgdata;
525 size_t msgdatasize;
526};
527
528struct vdec_framerate {
529 unsigned long fps_denominator;
530 unsigned long fps_numerator;
531};
532
533struct vdec_h264_mv{
534 size_t size;
535 int count;
536 int pmem_fd;
537 int offset;
538};
539
540struct vdec_mv_buff_size{
541 int width;
542 int height;
543 int size;
544 int alignment;
545};
546
547#endif /* end of macro _VDECDECODER_H_ */