blob: 16be4c56abe3ff37a153807b93d066c49c0d94ab [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mach-sa1100/generic.c
3 *
4 * Author: Nicolas Pitre
5 *
6 * Code common to all SA11x0 machines.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
Russell King2f8163b2011-07-26 10:53:52 +010012#include <linux/gpio.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070013#include <linux/module.h>
14#include <linux/kernel.h>
15#include <linux/init.h>
16#include <linux/delay.h>
Russell King7931d922012-01-09 21:45:51 +000017#include <linux/dma-mapping.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070018#include <linux/pm.h>
19#include <linux/cpufreq.h>
20#include <linux/ioport.h>
Russell Kingd052d1b2005-10-29 19:07:23 +010021#include <linux/platform_device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070022
Russell Kinge1b7a722012-01-14 11:50:04 +000023#include <video/sa1100fb.h>
24
Linus Torvalds1da177e2005-04-16 15:20:36 -070025#include <asm/div64.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070026#include <asm/mach/map.h>
Russell King14e66f72005-10-29 16:08:31 +010027#include <asm/mach/flash.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070028#include <asm/irq.h>
David Howells9f97da72012-03-28 18:30:01 +010029#include <asm/system_misc.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070030
Rob Herringf314f332012-02-24 00:06:51 +010031#include <mach/hardware.h>
32#include <mach/irqs.h>
33
Linus Torvalds1da177e2005-04-16 15:20:36 -070034#include "generic.h"
35
Eric Miao04fef222008-07-29 14:26:00 +080036unsigned int reset_status;
37EXPORT_SYMBOL(reset_status);
38
Linus Torvalds1da177e2005-04-16 15:20:36 -070039#define NR_FREQS 16
40
41/*
42 * This table is setup for a 3.6864MHz Crystal.
43 */
44static const unsigned short cclk_frequency_100khz[NR_FREQS] = {
45 590, /* 59.0 MHz */
46 737, /* 73.7 MHz */
Kristoffer Ericsonbda03082008-09-29 17:09:10 +010047 885, /* 88.5 MHz */
Linus Torvalds1da177e2005-04-16 15:20:36 -070048 1032, /* 103.2 MHz */
49 1180, /* 118.0 MHz */
50 1327, /* 132.7 MHz */
51 1475, /* 147.5 MHz */
52 1622, /* 162.2 MHz */
53 1769, /* 176.9 MHz */
54 1917, /* 191.7 MHz */
55 2064, /* 206.4 MHz */
56 2212, /* 221.2 MHz */
Kristoffer Ericsonbda03082008-09-29 17:09:10 +010057 2359, /* 235.9 MHz */
58 2507, /* 250.7 MHz */
59 2654, /* 265.4 MHz */
60 2802 /* 280.2 MHz */
Linus Torvalds1da177e2005-04-16 15:20:36 -070061};
62
Linus Torvalds1da177e2005-04-16 15:20:36 -070063/* rounds up(!) */
64unsigned int sa11x0_freq_to_ppcr(unsigned int khz)
65{
66 int i;
67
68 khz /= 100;
69
70 for (i = 0; i < NR_FREQS; i++)
71 if (cclk_frequency_100khz[i] >= khz)
72 break;
73
74 return i;
75}
76
77unsigned int sa11x0_ppcr_to_freq(unsigned int idx)
78{
79 unsigned int freq = 0;
80 if (idx < NR_FREQS)
81 freq = cclk_frequency_100khz[idx] * 100;
82 return freq;
83}
84
85
86/* make sure that only the "userspace" governor is run -- anything else wouldn't make sense on
87 * this platform, anyway.
88 */
89int sa11x0_verify_speed(struct cpufreq_policy *policy)
90{
91 unsigned int tmp;
92 if (policy->cpu)
93 return -EINVAL;
94
95 cpufreq_verify_within_limits(policy, policy->cpuinfo.min_freq, policy->cpuinfo.max_freq);
96
97 /* make sure that at least one frequency is within the policy */
98 tmp = cclk_frequency_100khz[sa11x0_freq_to_ppcr(policy->min)] * 100;
99 if (tmp > policy->max)
100 policy->max = tmp;
101
102 cpufreq_verify_within_limits(policy, policy->cpuinfo.min_freq, policy->cpuinfo.max_freq);
103
104 return 0;
105}
106
107unsigned int sa11x0_getspeed(unsigned int cpu)
108{
109 if (cpu)
110 return 0;
111 return cclk_frequency_100khz[PPCR & 0xf] * 100;
112}
113
Linus Torvalds1da177e2005-04-16 15:20:36 -0700114/*
Linus Torvalds1da177e2005-04-16 15:20:36 -0700115 * Default power-off for SA1100
116 */
117static void sa1100_power_off(void)
118{
119 mdelay(100);
120 local_irq_disable();
121 /* disable internal oscillator, float CS lines */
122 PCFR = (PCFR_OPDE | PCFR_FP | PCFR_FS);
123 /* enable wake-up on GPIO0 (Assabet...) */
124 PWER = GFER = GRER = 1;
125 /*
126 * set scratchpad to zero, just in case it is used as a
127 * restart address by the bootloader.
128 */
129 PSPR = 0;
130 /* enter sleep mode */
131 PMCR = PMCR_SF;
132}
133
Russell Kingd9ca5832011-11-05 10:28:50 +0000134void sa11x0_restart(char mode, const char *cmd)
135{
136 if (mode == 's') {
137 /* Jump into ROM at address 0 */
138 soft_restart(0);
139 } else {
140 /* Use on-chip reset capability */
141 RSRR = RSRR_SWR;
142 }
143}
144
Russell King7a5b4e12009-10-06 14:55:53 +0100145static void sa11x0_register_device(struct platform_device *dev, void *data)
146{
147 int err;
148 dev->dev.platform_data = data;
149 err = platform_device_register(dev);
150 if (err)
151 printk(KERN_ERR "Unable to register device %s: %d\n",
152 dev->name, err);
153}
154
155
Linus Torvalds1da177e2005-04-16 15:20:36 -0700156static struct resource sa11x0udc_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000157 [0] = DEFINE_RES_MEM(__PREG(Ser0UDCCR), SZ_64K),
158 [1] = DEFINE_RES_IRQ(IRQ_Ser0UDC),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700159};
160
161static u64 sa11x0udc_dma_mask = 0xffffffffUL;
162
163static struct platform_device sa11x0udc_device = {
164 .name = "sa11x0-udc",
165 .id = -1,
166 .dev = {
167 .dma_mask = &sa11x0udc_dma_mask,
168 .coherent_dma_mask = 0xffffffff,
169 },
170 .num_resources = ARRAY_SIZE(sa11x0udc_resources),
171 .resource = sa11x0udc_resources,
172};
173
174static struct resource sa11x0uart1_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000175 [0] = DEFINE_RES_MEM(__PREG(Ser1UTCR0), SZ_64K),
176 [1] = DEFINE_RES_IRQ(IRQ_Ser1UART),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177};
178
179static struct platform_device sa11x0uart1_device = {
180 .name = "sa11x0-uart",
181 .id = 1,
182 .num_resources = ARRAY_SIZE(sa11x0uart1_resources),
183 .resource = sa11x0uart1_resources,
184};
185
186static struct resource sa11x0uart3_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000187 [0] = DEFINE_RES_MEM(__PREG(Ser3UTCR0), SZ_64K),
188 [1] = DEFINE_RES_IRQ(IRQ_Ser3UART),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700189};
190
191static struct platform_device sa11x0uart3_device = {
192 .name = "sa11x0-uart",
193 .id = 3,
194 .num_resources = ARRAY_SIZE(sa11x0uart3_resources),
195 .resource = sa11x0uart3_resources,
196};
197
198static struct resource sa11x0mcp_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000199 [0] = DEFINE_RES_MEM(__PREG(Ser4MCCR0), SZ_64K),
Russell King7256ecc2012-03-25 23:56:30 +0100200 [1] = DEFINE_RES_MEM(__PREG(Ser4MCCR1), 4),
201 [2] = DEFINE_RES_IRQ(IRQ_Ser4MCP),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700202};
203
204static u64 sa11x0mcp_dma_mask = 0xffffffffUL;
205
206static struct platform_device sa11x0mcp_device = {
207 .name = "sa11x0-mcp",
208 .id = -1,
209 .dev = {
210 .dma_mask = &sa11x0mcp_dma_mask,
211 .coherent_dma_mask = 0xffffffff,
212 },
213 .num_resources = ARRAY_SIZE(sa11x0mcp_resources),
214 .resource = sa11x0mcp_resources,
215};
216
Russell Kinge36e26a2012-01-20 22:24:07 +0000217void __init sa11x0_ppc_configure_mcp(void)
218{
219 /* Setup the PPC unit for the MCP */
220 PPDR &= ~PPC_RXD4;
221 PPDR |= PPC_TXD4 | PPC_SCLK | PPC_SFRM;
222 PSDR |= PPC_RXD4;
223 PSDR &= ~(PPC_TXD4 | PPC_SCLK | PPC_SFRM);
224 PPSR &= ~(PPC_TXD4 | PPC_SCLK | PPC_SFRM);
225}
226
Russell King7a5b4e12009-10-06 14:55:53 +0100227void sa11x0_register_mcp(struct mcp_plat_data *data)
Russell King323cdfc2005-08-18 10:10:46 +0100228{
Russell King7a5b4e12009-10-06 14:55:53 +0100229 sa11x0_register_device(&sa11x0mcp_device, data);
Russell King323cdfc2005-08-18 10:10:46 +0100230}
231
Linus Torvalds1da177e2005-04-16 15:20:36 -0700232static struct resource sa11x0ssp_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000233 [0] = DEFINE_RES_MEM(0x80070000, SZ_64K),
234 [1] = DEFINE_RES_IRQ(IRQ_Ser4SSP),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700235};
236
237static u64 sa11x0ssp_dma_mask = 0xffffffffUL;
238
239static struct platform_device sa11x0ssp_device = {
240 .name = "sa11x0-ssp",
241 .id = -1,
242 .dev = {
243 .dma_mask = &sa11x0ssp_dma_mask,
244 .coherent_dma_mask = 0xffffffff,
245 },
246 .num_resources = ARRAY_SIZE(sa11x0ssp_resources),
247 .resource = sa11x0ssp_resources,
248};
249
250static struct resource sa11x0fb_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000251 [0] = DEFINE_RES_MEM(0xb0100000, SZ_64K),
252 [1] = DEFINE_RES_IRQ(IRQ_LCD),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700253};
254
255static struct platform_device sa11x0fb_device = {
256 .name = "sa11x0-fb",
257 .id = -1,
258 .dev = {
259 .coherent_dma_mask = 0xffffffff,
260 },
261 .num_resources = ARRAY_SIZE(sa11x0fb_resources),
262 .resource = sa11x0fb_resources,
263};
264
Russell Kinge1b7a722012-01-14 11:50:04 +0000265void sa11x0_register_lcd(struct sa1100fb_mach_info *inf)
266{
267 sa11x0_register_device(&sa11x0fb_device, inf);
268}
269
Linus Torvalds1da177e2005-04-16 15:20:36 -0700270static struct platform_device sa11x0pcmcia_device = {
271 .name = "sa11x0-pcmcia",
272 .id = -1,
273};
274
275static struct platform_device sa11x0mtd_device = {
Uwe Kleine-Königbcc8f3e2009-01-31 01:21:58 +0100276 .name = "sa1100-mtd",
Linus Torvalds1da177e2005-04-16 15:20:36 -0700277 .id = -1,
278};
279
Russell King7a5b4e12009-10-06 14:55:53 +0100280void sa11x0_register_mtd(struct flash_platform_data *flash,
281 struct resource *res, int nr)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700282{
Russell King14e66f72005-10-29 16:08:31 +0100283 flash->name = "sa1100";
Linus Torvalds1da177e2005-04-16 15:20:36 -0700284 sa11x0mtd_device.resource = res;
285 sa11x0mtd_device.num_resources = nr;
Russell King7a5b4e12009-10-06 14:55:53 +0100286 sa11x0_register_device(&sa11x0mtd_device, flash);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700287}
288
289static struct resource sa11x0ir_resources[] = {
Russell Kinga1810992012-01-12 10:25:29 +0000290 DEFINE_RES_MEM(__PREG(Ser2UTCR0), 0x24),
291 DEFINE_RES_MEM(__PREG(Ser2HSCR0), 0x1c),
292 DEFINE_RES_MEM(__PREG(Ser2HSCR2), 0x04),
293 DEFINE_RES_IRQ(IRQ_Ser2ICP),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700294};
295
296static struct platform_device sa11x0ir_device = {
297 .name = "sa11x0-ir",
298 .id = -1,
299 .num_resources = ARRAY_SIZE(sa11x0ir_resources),
300 .resource = sa11x0ir_resources,
301};
302
Russell King7a5b4e12009-10-06 14:55:53 +0100303void sa11x0_register_irda(struct irda_platform_data *irda)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700304{
Russell King7a5b4e12009-10-06 14:55:53 +0100305 sa11x0_register_device(&sa11x0ir_device, irda);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700306}
307
Haojian Zhuang3888c092012-02-21 11:51:13 +0800308static struct resource sa1100_rtc_resources[] = {
Dmitry Artamonow9f9d27e2012-04-14 10:26:19 +0400309 DEFINE_RES_MEM(0x90010000, 0x40),
Haojian Zhuang3888c092012-02-21 11:51:13 +0800310 DEFINE_RES_IRQ_NAMED(IRQ_RTC1Hz, "rtc 1Hz"),
311 DEFINE_RES_IRQ_NAMED(IRQ_RTCAlrm, "rtc alarm"),
312};
313
Richard Purdiee842f1c2006-03-27 01:16:46 -0800314static struct platform_device sa11x0rtc_device = {
315 .name = "sa1100-rtc",
316 .id = -1,
Haojian Zhuang3888c092012-02-21 11:51:13 +0800317 .num_resources = ARRAY_SIZE(sa1100_rtc_resources),
318 .resource = sa1100_rtc_resources,
Richard Purdiee842f1c2006-03-27 01:16:46 -0800319};
320
Russell King7931d922012-01-09 21:45:51 +0000321static struct resource sa11x0dma_resources[] = {
Russell Kingc2132012012-01-14 16:57:02 +0000322 DEFINE_RES_MEM(DMA_PHYS, DMA_SIZE),
Russell King7931d922012-01-09 21:45:51 +0000323 DEFINE_RES_IRQ(IRQ_DMA0),
324 DEFINE_RES_IRQ(IRQ_DMA1),
325 DEFINE_RES_IRQ(IRQ_DMA2),
326 DEFINE_RES_IRQ(IRQ_DMA3),
327 DEFINE_RES_IRQ(IRQ_DMA4),
328 DEFINE_RES_IRQ(IRQ_DMA5),
329};
330
331static u64 sa11x0dma_dma_mask = DMA_BIT_MASK(32);
332
333static struct platform_device sa11x0dma_device = {
334 .name = "sa11x0-dma",
335 .id = -1,
336 .dev = {
337 .dma_mask = &sa11x0dma_dma_mask,
338 .coherent_dma_mask = 0xffffffff,
339 },
340 .num_resources = ARRAY_SIZE(sa11x0dma_resources),
341 .resource = sa11x0dma_resources,
342};
343
Linus Torvalds1da177e2005-04-16 15:20:36 -0700344static struct platform_device *sa11x0_devices[] __initdata = {
345 &sa11x0udc_device,
346 &sa11x0uart1_device,
347 &sa11x0uart3_device,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700348 &sa11x0ssp_device,
349 &sa11x0pcmcia_device,
Richard Purdiee842f1c2006-03-27 01:16:46 -0800350 &sa11x0rtc_device,
Russell King7931d922012-01-09 21:45:51 +0000351 &sa11x0dma_device,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700352};
353
354static int __init sa1100_init(void)
355{
356 pm_power_off = sa1100_power_off;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700357 return platform_add_devices(sa11x0_devices, ARRAY_SIZE(sa11x0_devices));
358}
359
360arch_initcall(sa1100_init);
361
Linus Torvalds1da177e2005-04-16 15:20:36 -0700362
363/*
364 * Common I/O mapping:
365 *
366 * Typically, static virtual address mappings are as follow:
367 *
368 * 0xf0000000-0xf3ffffff: miscellaneous stuff (CPLDs, etc.)
369 * 0xf4000000-0xf4ffffff: SA-1111
370 * 0xf5000000-0xf5ffffff: reserved (used by cache flushing area)
371 * 0xf6000000-0xfffeffff: reserved (internal SA1100 IO defined above)
372 * 0xffff0000-0xffff0fff: SA1100 exception vectors
373 * 0xffff2000-0xffff2fff: Minicache copy_user_page area
374 *
375 * Below 0xe8000000 is reserved for vm allocation.
376 *
377 * The machine specific code must provide the extra mapping beside the
378 * default mapping provided here.
379 */
380
381static struct map_desc standard_io_desc[] __initdata = {
Kristoffer Ericsonbda03082008-09-29 17:09:10 +0100382 { /* PCM */
Deepak Saxena92519d82005-10-28 15:19:04 +0100383 .virtual = 0xf8000000,
384 .pfn = __phys_to_pfn(0x80000000),
385 .length = 0x00100000,
386 .type = MT_DEVICE
387 }, { /* SCM */
388 .virtual = 0xfa000000,
389 .pfn = __phys_to_pfn(0x90000000),
390 .length = 0x00100000,
391 .type = MT_DEVICE
392 }, { /* MER */
393 .virtual = 0xfc000000,
394 .pfn = __phys_to_pfn(0xa0000000),
395 .length = 0x00100000,
396 .type = MT_DEVICE
397 }, { /* LCD + DMA */
398 .virtual = 0xfe000000,
399 .pfn = __phys_to_pfn(0xb0000000),
400 .length = 0x00200000,
401 .type = MT_DEVICE
402 },
Linus Torvalds1da177e2005-04-16 15:20:36 -0700403};
404
405void __init sa1100_map_io(void)
406{
407 iotable_init(standard_io_desc, ARRAY_SIZE(standard_io_desc));
408}
409
410/*
411 * Disable the memory bus request/grant signals on the SA1110 to
412 * ensure that we don't receive spurious memory requests. We set
413 * the MBGNT signal false to ensure the SA1111 doesn't own the
414 * SDRAM bus.
415 */
Russell King80ea2062012-02-03 18:16:45 +0000416void sa1110_mb_disable(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700417{
418 unsigned long flags;
419
420 local_irq_save(flags);
421
422 PGSR &= ~GPIO_MBGNT;
423 GPCR = GPIO_MBGNT;
424 GPDR = (GPDR & ~GPIO_MBREQ) | GPIO_MBGNT;
425
426 GAFR &= ~(GPIO_MBGNT | GPIO_MBREQ);
427
428 local_irq_restore(flags);
429}
430
431/*
432 * If the system is going to use the SA-1111 DMA engines, set up
433 * the memory bus request/grant pins.
434 */
Russell King80ea2062012-02-03 18:16:45 +0000435void sa1110_mb_enable(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700436{
437 unsigned long flags;
438
439 local_irq_save(flags);
440
441 PGSR &= ~GPIO_MBGNT;
442 GPCR = GPIO_MBGNT;
443 GPDR = (GPDR & ~GPIO_MBREQ) | GPIO_MBGNT;
444
445 GAFR |= (GPIO_MBGNT | GPIO_MBREQ);
446 TUCR |= TUCR_MR;
447
448 local_irq_restore(flags);
449}
450