blob: 67ea99ef65214efd4166f49f0b6cf5befbcc18dc [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/boot/compressed/head-xscale.S
3 *
4 * XScale specific tweaks. This is merged into head.S by the linker.
5 *
6 */
7
Linus Torvalds1da177e2005-04-16 15:20:36 -07008#include <linux/linkage.h>
9#include <asm/mach-types.h>
10
11 .section ".start", "ax"
12
13__XScale_start:
14
15 @ Preserve r8/r7 i.e. kernel entry values
16
17 @ Data cache might be active.
18 @ Be sure to flush kernel binary out of the cache,
19 @ whatever state it is, before it is turned off.
20 @ This is done by fetching through currently executed
21 @ memory to be sure we hit the same cache.
22 bic r2, pc, #0x1f
23 add r3, r2, #0x10000 @ 64 kb is quite enough...
241: ldr r0, [r2], #32
25 teq r2, r3
26 bne 1b
27 mcr p15, 0, r0, c7, c10, 4 @ drain WB
28 mcr p15, 0, r0, c7, c7, 0 @ flush I & D caches
29
30 @ disabling MMU and caches
31 mrc p15, 0, r0, c1, c0, 0 @ read control reg
32 bic r0, r0, #0x05 @ clear DC, MMU
33 bic r0, r0, #0x1000 @ clear Icache
34 mcr p15, 0, r0, c1, c0, 0
35
Linus Torvalds1da177e2005-04-16 15:20:36 -070036#ifdef CONFIG_ARCH_COTULLA_IDP
37 mov r7, #MACH_TYPE_COTULLA_IDP
38#endif
39
Deepak Saxena17d82fc2005-06-03 22:18:52 +010040#ifdef CONFIG_ARCH_IXP2000
41 mov r1, #-1
42 mov r0, #0xd6000000
43 str r1, [r0, #0x14]
44 str r1, [r0, #0x18]
45#endif
46