blob: 33f87ce8187b416d30f350777926da699314d541 [file] [log] [blame]
Andrew Lenharthaa38ce42005-09-02 18:46:02 +00001//===-- AlphaISelLowering.h - Alpha DAG Lowering Interface ------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by Andrew Lenharth and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file defines the interfaces that Alpha uses to lower LLVM code into a
11// selection DAG.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef LLVM_TARGET_ALPHA_ALPHAISELLOWERING_H
16#define LLVM_TARGET_ALPHA_ALPHAISELLOWERING_H
17
18#include "llvm/Target/TargetLowering.h"
19#include "llvm/CodeGen/SelectionDAG.h"
20#include "Alpha.h"
21
22namespace llvm {
23
Andrew Lenharth4907d222005-10-20 00:28:31 +000024 namespace AlphaISD {
25 enum NodeType {
26 // Start the numbering where the builting ops and target ops leave off.
27 FIRST_NUMBER = ISD::BUILTIN_OP_END+Alpha::INSTRUCTION_LIST_END,
Andrew Lenharth7f0db912005-11-30 07:19:56 +000028 //These corrospond to the identical Instruction
Andrew Lenharthcd804962005-11-30 16:10:29 +000029 ITOFT_, FTOIT_, CVTQT_, CVTQS_, CVTTQ_,
Andrew Lenharth4e629512005-12-24 05:36:33 +000030
31 /// GPRelHi/GPRelLo - These represent the high and low 16-bit
Andrew Lenharthc687b482005-12-24 08:29:32 +000032 /// parts of a global address respectively.
33 GPRelHi, GPRelLo,
34
35 /// RetLit - Literal Relocation of a Global
36 RelLit,
Andrew Lenharth4e629512005-12-24 05:36:33 +000037
Andrew Lenharth53d89702005-12-25 01:34:27 +000038 /// GlobalBaseReg - used to restore the GOT ptr
Andrew Lenharth4e629512005-12-24 05:36:33 +000039 GlobalBaseReg,
Chris Lattner2d90bd52006-01-27 23:39:00 +000040
41 /// CALL - Normal call.
42 CALL,
Andrew Lenharth4e629512005-12-24 05:36:33 +000043
Andrew Lenharth53d89702005-12-25 01:34:27 +000044 /// DIVCALL - used for special library calls for div and rem
45 DivCall,
46
Andrew Lenharth167bc6e2006-01-23 20:59:50 +000047 ///LD, ST
48 LDQ_, LDT_, LDS_, LDL_, LDWU_, LDBU_,
Andrew Lenharth66e49582006-01-23 21:51:33 +000049 STQ_, STT_, STS_, STL_, STW_, STB_,
Andrew Lenharth4907d222005-10-20 00:28:31 +000050 };
51 }
52
Andrew Lenharthaa38ce42005-09-02 18:46:02 +000053 class AlphaTargetLowering : public TargetLowering {
54 int VarArgsOffset; // What is the offset to the first vaarg
55 int VarArgsBase; // What is the base FrameIndex
56 unsigned GP; //GOT vreg
57 unsigned RA; //Return Address
Andrew Lenharth7f0db912005-11-30 07:19:56 +000058 bool useITOF;
Andrew Lenharthaa38ce42005-09-02 18:46:02 +000059 public:
60 AlphaTargetLowering(TargetMachine &TM);
Andrew Lenharth7f0db912005-11-30 07:19:56 +000061
62 /// LowerOperation - Provide custom lowering hooks for some operations.
63 ///
64 virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
Andrew Lenharth84a06052006-01-16 19:53:25 +000065
66 //Friendly names for dumps
67 const char *getTargetNodeName(unsigned Opcode) const;
68
Andrew Lenharthaa38ce42005-09-02 18:46:02 +000069 /// LowerArguments - This hook must be implemented to indicate how we should
70 /// lower the arguments for the specified function, into the specified DAG.
71 virtual std::vector<SDOperand>
72 LowerArguments(Function &F, SelectionDAG &DAG);
73
74 /// LowerCallTo - This hook lowers an abstract call to a function into an
75 /// actual call.
76 virtual std::pair<SDOperand, SDOperand>
77 LowerCallTo(SDOperand Chain, const Type *RetTy, bool isVarArg, unsigned CC,
78 bool isTailCall, SDOperand Callee, ArgListTy &Args,
79 SelectionDAG &DAG);
80
Andrew Lenharthaa38ce42005-09-02 18:46:02 +000081 void restoreGP(MachineBasicBlock* BB);
82 void restoreRA(MachineBasicBlock* BB);
Andrew Lenharth756fbeb2005-10-22 22:06:58 +000083 unsigned getVRegGP() { return GP; }
84 unsigned getVRegRA() { return RA; }
Andrew Lenharth7f0db912005-11-30 07:19:56 +000085 bool hasITOF() { return useITOF; }
Andrew Lenharthaa38ce42005-09-02 18:46:02 +000086 };
87}
88
89#endif // LLVM_TARGET_ALPHA_ALPHAISELLOWERING_H