blob: 9bb9accb424a6342252010ba1c15c75a9448b61f [file] [log] [blame]
Andrew Lenharth2d6f0222005-01-24 19:44:07 +00001//===- AlphaInstrInfo.cpp - Alpha Instruction Information ---*- C++ -*-----===//
Andrew Lenharth304d0f32005-01-22 23:41:55 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the LLVM research group and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the Alpha implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#include "Alpha.h"
15#include "AlphaInstrInfo.h"
16#include "AlphaGenInstrInfo.inc"
17#include "llvm/CodeGen/MachineInstrBuilder.h"
18#include <iostream>
19using namespace llvm;
20
21AlphaInstrInfo::AlphaInstrInfo()
22 : TargetInstrInfo(AlphaInsts, sizeof(AlphaInsts)/sizeof(AlphaInsts[0])) { }
23
24
25bool AlphaInstrInfo::isMoveInstr(const MachineInstr& MI,
26 unsigned& sourceReg,
27 unsigned& destReg) const {
Andrew Lenharth304d0f32005-01-22 23:41:55 +000028 MachineOpCode oc = MI.getOpcode();
29 if (oc == Alpha::BIS) { // or r1, r2, r2
30 assert(MI.getNumOperands() == 3 &&
31 MI.getOperand(0).isRegister() &&
32 MI.getOperand(1).isRegister() &&
33 MI.getOperand(2).isRegister() &&
34 "invalid Alpha BIS instruction!");
35 if (MI.getOperand(1).getReg() == MI.getOperand(2).getReg()) {
36 sourceReg = MI.getOperand(1).getReg();
37 destReg = MI.getOperand(0).getReg();
38 return true;
39 }
40 }
41 return false;
42}