Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / 43f51aeca8367ea35adad963c00bd2bc5b8d1391 / . / test / CodeGen / Generic / 2006-06-28-SimplifySetCCCrash.ll
blob: c4f2fb0c47268fc1a1110eb6199331aba6796e14 [file] [log] [blame]
Dan Gohmanfce288f2009-09-09 00:09:15 +0000[diff] [blame]1; RUN: llc < %s
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]2%struct.rtunion = type { i64 }
3 %struct.rtx_def = type { i16, i8, i8, [1 x %struct.rtunion] }
4@ix86_cpu = external global i32 ; <i32*> [#uses=1]
5@which_alternative = external global i32 ; <i32*> [#uses=3]
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]6
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]7declare fastcc i32 @recog()
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]8
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]9define void @athlon_fp_unit_ready_cost() {
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]10entry:
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]11 %tmp = icmp slt i32 0, 0 ; <i1> [#uses=1]
12 br i1 %tmp, label %cond_true.i, label %cond_true
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]13
14cond_true: ; preds = %entry
15 ret void
16
17cond_true.i: ; preds = %entry
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]18 %tmp8.i = tail call fastcc i32 @recog( ) ; <i32> [#uses=1]
19 switch i32 %tmp8.i, label %UnifiedReturnBlock [
20 i32 -1, label %bb2063
21 i32 19, label %bb2035
22 i32 20, label %bb2035
23 i32 21, label %bb2035
24 i32 23, label %bb2035
25 i32 24, label %bb2035
26 i32 27, label %bb2035
27 i32 32, label %bb2035
28 i32 33, label %bb1994
29 i32 35, label %bb2035
30 i32 36, label %bb1994
31 i32 90, label %bb1948
32 i32 94, label %bb1948
33 i32 95, label %bb1948
34 i32 101, label %bb1648
35 i32 102, label %bb1648
36 i32 103, label %bb1648
37 i32 104, label %bb1648
38 i32 133, label %bb1419
39 i32 135, label %bb1238
40 i32 136, label %bb1238
41 i32 137, label %bb1238
42 i32 138, label %bb1238
43 i32 139, label %bb1201
44 i32 140, label %bb1201
45 i32 141, label %bb1154
46 i32 142, label %bb1126
47 i32 144, label %bb1201
48 i32 145, label %bb1126
49 i32 146, label %bb1201
50 i32 147, label %bb1126
51 i32 148, label %bb1201
52 i32 149, label %bb1126
53 i32 150, label %bb1201
54 i32 151, label %bb1126
55 i32 152, label %bb1096
56 i32 153, label %bb1096
57 i32 154, label %bb1096
58 i32 157, label %bb1096
59 i32 158, label %bb1096
60 i32 159, label %bb1096
61 i32 162, label %bb1096
62 i32 163, label %bb1096
63 i32 164, label %bb1096
64 i32 167, label %bb1201
65 i32 168, label %bb1201
66 i32 170, label %bb1201
67 i32 171, label %bb1201
68 i32 173, label %bb1201
69 i32 174, label %bb1201
70 i32 176, label %bb1201
71 i32 177, label %bb1201
72 i32 179, label %bb993
73 i32 180, label %bb993
74 i32 181, label %bb993
75 i32 182, label %bb993
76 i32 183, label %bb993
77 i32 184, label %bb993
78 i32 365, label %bb1126
79 i32 366, label %bb1126
80 i32 367, label %bb1126
81 i32 368, label %bb1126
82 i32 369, label %bb1126
83 i32 370, label %bb1126
84 i32 371, label %bb1126
85 i32 372, label %bb1126
86 i32 373, label %bb1126
87 i32 384, label %bb1126
88 i32 385, label %bb1126
89 i32 386, label %bb1126
90 i32 387, label %bb1126
91 i32 388, label %bb1126
92 i32 389, label %bb1126
93 i32 390, label %bb1126
94 i32 391, label %bb1126
95 i32 392, label %bb1126
96 i32 525, label %bb919
97 i32 526, label %bb839
98 i32 528, label %bb919
99 i32 529, label %bb839
100 i32 531, label %cond_next6.i119
101 i32 532, label %cond_next6.i97
102 i32 533, label %cond_next6.i81
103 i32 534, label %bb495
104 i32 536, label %cond_next6.i81
105 i32 537, label %cond_next6.i81
106 i32 538, label %bb396
107 i32 539, label %bb288
108 i32 541, label %bb396
109 i32 542, label %bb396
110 i32 543, label %bb396
111 i32 544, label %bb396
112 i32 545, label %bb189
113 i32 546, label %cond_next6.i
114 i32 547, label %bb189
115 i32 548, label %cond_next6.i
116 i32 549, label %bb189
117 i32 550, label %cond_next6.i
118 i32 551, label %bb189
119 i32 552, label %cond_next6.i
120 i32 553, label %bb189
121 i32 554, label %cond_next6.i
122 i32 555, label %bb189
123 i32 556, label %cond_next6.i
124 i32 557, label %bb189
125 i32 558, label %cond_next6.i
126 i32 618, label %bb40
127 i32 619, label %bb18
128 i32 620, label %bb40
129 i32 621, label %bb10
130 i32 622, label %bb10
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]131 ]
132
133bb10: ; preds = %cond_true.i, %cond_true.i
134 ret void
135
136bb18: ; preds = %cond_true.i
137 ret void
138
139bb40: ; preds = %cond_true.i, %cond_true.i
140 ret void
141
142cond_next6.i: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
143 ret void
144
145bb189: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
146 ret void
147
148bb288: ; preds = %cond_true.i
149 ret void
150
151bb396: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
152 ret void
153
154bb495: ; preds = %cond_true.i
155 ret void
156
157cond_next6.i81: ; preds = %cond_true.i, %cond_true.i, %cond_true.i
158 ret void
159
160cond_next6.i97: ; preds = %cond_true.i
161 ret void
162
163cond_next6.i119: ; preds = %cond_true.i
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]164 %tmp.i126 = icmp eq i16 0, 78 ; <i1> [#uses=1]
165 br i1 %tmp.i126, label %cond_next778, label %bb802
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]166
167cond_next778: ; preds = %cond_next6.i119
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]168 %tmp781 = icmp eq i32 0, 1 ; <i1> [#uses=1]
169 br i1 %tmp781, label %cond_next784, label %bb790
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]170
171cond_next784: ; preds = %cond_next778
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]172 %tmp785 = load i32* @ix86_cpu ; <i32> [#uses=1]
173 %tmp786 = icmp eq i32 %tmp785, 5 ; <i1> [#uses=1]
174 br i1 %tmp786, label %UnifiedReturnBlock, label %bb790
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]175
176bb790: ; preds = %cond_next784, %cond_next778
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]177 %tmp793 = icmp eq i32 0, 1 ; <i1> [#uses=0]
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]178 ret void
179
180bb802: ; preds = %cond_next6.i119
181 ret void
182
183bb839: ; preds = %cond_true.i, %cond_true.i
184 ret void
185
186bb919: ; preds = %cond_true.i, %cond_true.i
187 ret void
188
189bb993: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
190 ret void
191
192bb1096: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
193 ret void
194
195bb1126: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
196 ret void
197
198bb1154: ; preds = %cond_true.i
199 ret void
200
201bb1201: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
202 ret void
203
204bb1238: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
205 ret void
206
207bb1419: ; preds = %cond_true.i
208 ret void
209
210bb1648: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]211 %tmp1650 = load i32* @which_alternative ; <i32> [#uses=1]
212 switch i32 %tmp1650, label %bb1701 [
213 i32 0, label %cond_next1675
214 i32 1, label %cond_next1675
215 i32 2, label %cond_next1675
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]216 ]
217
218cond_next1675: ; preds = %bb1648, %bb1648, %bb1648
219 ret void
220
221bb1701: ; preds = %bb1648
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]222 %tmp1702 = load i32* @which_alternative ; <i32> [#uses=1]
223 switch i32 %tmp1702, label %bb1808 [
224 i32 0, label %cond_next1727
225 i32 1, label %cond_next1727
226 i32 2, label %cond_next1727
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]227 ]
228
229cond_next1727: ; preds = %bb1701, %bb1701, %bb1701
230 ret void
231
232bb1808: ; preds = %bb1701
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]233 %bothcond696 = or i1 false, false ; <i1> [#uses=1]
234 br i1 %bothcond696, label %bb1876, label %cond_next1834
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]235
236cond_next1834: ; preds = %bb1808
237 ret void
238
239bb1876: ; preds = %bb1808
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]240 %tmp1877signed = load i32* @which_alternative ; <i32> [#uses=4]
241 %tmp1877 = bitcast i32 %tmp1877signed to i32 ; <i32> [#uses=1]
242 %bothcond699 = icmp ult i32 %tmp1877, 2 ; <i1> [#uses=1]
243 %tmp1888 = icmp eq i32 %tmp1877signed, 2 ; <i1> [#uses=1]
244 %bothcond700 = or i1 %bothcond699, %tmp1888 ; <i1> [#uses=1]
245 %bothcond700.not = xor i1 %bothcond700, true ; <i1> [#uses=1]
246 %tmp1894 = icmp eq i32 %tmp1877signed, 3 ; <i1> [#uses=1]
247 %bothcond701 = or i1 %tmp1894, %bothcond700.not ; <i1> [#uses=1]
248 %bothcond702 = or i1 %bothcond701, false ; <i1> [#uses=1]
249 br i1 %bothcond702, label %UnifiedReturnBlock, label %cond_next1902
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]250
251cond_next1902: ; preds = %bb1876
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]252 switch i32 %tmp1877signed, label %cond_next1937 [
253 i32 0, label %bb1918
254 i32 1, label %bb1918
255 i32 2, label %bb1918
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]256 ]
257
258bb1918: ; preds = %cond_next1902, %cond_next1902, %cond_next1902
259 ret void
260
261cond_next1937: ; preds = %cond_next1902
262 ret void
263
264bb1948: ; preds = %cond_true.i, %cond_true.i, %cond_true.i
265 ret void
266
267bb1994: ; preds = %cond_true.i, %cond_true.i
268 ret void
269
270bb2035: ; preds = %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i, %cond_true.i
271 ret void
272
273bb2063: ; preds = %cond_true.i
274 ret void
275
276UnifiedReturnBlock: ; preds = %bb1876, %cond_next784, %cond_true.i
Tanya Lattner53a66d12008-02-19 01:41:04 +0000[diff] [blame]277 %UnifiedRetVal = phi i32 [ 100, %bb1876 ], [ 100, %cond_true.i ], [ 4, %cond_next784 ] ; <i32> [#uses=0]
Chris Lattner7aeeac72006-06-28 18:29:33 +0000[diff] [blame]278 ret void
279}