blob: 6f48d967f919d72e910a861cb23df110ce32c6c1 [file] [log] [blame]
Rafael Espindola7bc59bc2006-05-14 22:18:28 +00001//===- ARMInstrInfo.cpp - ARM Instruction Information -----------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
Rafael Espindola7bc59bc2006-05-14 22:18:28 +00006// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the ARM implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#include "ARMInstrInfo.h"
15#include "ARM.h"
Evan Chenga8e29892007-01-19 07:51:42 +000016#include "ARMAddressingModes.h"
Rafael Espindola7bc59bc2006-05-14 22:18:28 +000017#include "ARMGenInstrInfo.inc"
Evan Chenga8e29892007-01-19 07:51:42 +000018#include "ARMMachineFunctionInfo.h"
Owen Anderson718cb662007-09-07 04:06:50 +000019#include "llvm/ADT/STLExtras.h"
Evan Chenga8e29892007-01-19 07:51:42 +000020#include "llvm/CodeGen/LiveVariables.h"
Owen Andersond94b6a12008-01-04 23:57:37 +000021#include "llvm/CodeGen/MachineFrameInfo.h"
Evan Cheng29836c32007-01-29 23:45:17 +000022#include "llvm/CodeGen/MachineInstrBuilder.h"
23#include "llvm/CodeGen/MachineJumpTableInfo.h"
Chris Lattneraf76e592009-08-22 20:48:53 +000024#include "llvm/MC/MCAsmInfo.h"
Rafael Espindola7bc59bc2006-05-14 22:18:28 +000025using namespace llvm;
26
Anton Korobeynikovd49ea772009-06-26 21:28:53 +000027ARMInstrInfo::ARMInstrInfo(const ARMSubtarget &STI)
Anton Korobeynikovf95215f2009-11-02 00:10:38 +000028 : ARMBaseInstrInfo(STI), RI(*this, STI) {
Anton Korobeynikovd49ea772009-06-26 21:28:53 +000029}
Rafael Espindola46adf812006-08-08 20:35:03 +000030
Chris Lattnerd90183d2009-08-02 05:20:37 +000031unsigned ARMInstrInfo::getUnindexedOpcode(unsigned Opc) const {
Evan Chenga8e29892007-01-19 07:51:42 +000032 switch (Opc) {
33 default: break;
34 case ARM::LDR_PRE:
35 case ARM::LDR_POST:
Jim Grosbach3e556122010-10-26 22:37:02 +000036 return ARM::LDRi12;
Evan Chenga8e29892007-01-19 07:51:42 +000037 case ARM::LDRH_PRE:
38 case ARM::LDRH_POST:
39 return ARM::LDRH;
40 case ARM::LDRB_PRE:
41 case ARM::LDRB_POST:
Jim Grosbachc1d30212010-10-27 00:19:44 +000042 return ARM::LDRBi12;
Evan Chenga8e29892007-01-19 07:51:42 +000043 case ARM::LDRSH_PRE:
44 case ARM::LDRSH_POST:
45 return ARM::LDRSH;
46 case ARM::LDRSB_PRE:
47 case ARM::LDRSB_POST:
48 return ARM::LDRSB;
49 case ARM::STR_PRE:
50 case ARM::STR_POST:
Jim Grosbach7e3383c2010-10-27 23:12:14 +000051 return ARM::STRi12;
Evan Chenga8e29892007-01-19 07:51:42 +000052 case ARM::STRH_PRE:
53 case ARM::STRH_POST:
54 return ARM::STRH;
55 case ARM::STRB_PRE:
56 case ARM::STRB_POST:
Jim Grosbach7e3383c2010-10-27 23:12:14 +000057 return ARM::STRBi12;
Evan Chenga8e29892007-01-19 07:51:42 +000058 }
David Goodwin334c2642009-07-08 16:09:28 +000059
Evan Chenga8e29892007-01-19 07:51:42 +000060 return 0;
61}