blob: e2f850bcdba973d2ba1f67b215622add2b4e30cd [file] [log] [blame]
Chris Lattner847da552010-07-20 18:25:19 +00001//===-- EDDisassembler.h - LLVM Enhanced Disassembler -----------*- C++ -*-===//
Sean Callananee5dfd42010-02-01 08:49:35 +00002//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file defines the interface for the Enhanced Disassembly library's
11// disassembler class. The disassembler is responsible for vending individual
12// instructions according to a given architecture and disassembly syntax.
13//
14//===----------------------------------------------------------------------===//
15
Chris Lattner847da552010-07-20 18:25:19 +000016#ifndef LLVM_EDDISASSEMBLER_H
17#define LLVM_EDDISASSEMBLER_H
Sean Callananee5dfd42010-02-01 08:49:35 +000018
Chris Lattnera4f15d62010-07-20 18:59:58 +000019#include "EDInfo.h"
Sean Callananee5dfd42010-02-01 08:49:35 +000020
Sean Callananee5dfd42010-02-01 08:49:35 +000021#include "llvm/ADT/OwningPtr.h"
22#include "llvm/ADT/Triple.h"
23#include "llvm/Support/raw_ostream.h"
24#include "llvm/System/Mutex.h"
25
26#include <map>
27#include <set>
Sean Callananee5dfd42010-02-01 08:49:35 +000028#include <vector>
29
30namespace llvm {
31class AsmLexer;
32class AsmToken;
33class MCContext;
34class MCAsmInfo;
35class MCAsmLexer;
36class AsmParser;
37class TargetAsmLexer;
38class TargetAsmParser;
39class MCDisassembler;
40class MCInstPrinter;
41class MCInst;
42class MCParsedAsmOperand;
43class MCStreamer;
44template <typename T> class SmallVectorImpl;
45class SourceMgr;
46class Target;
Daniel Dunbar02612432010-07-19 00:33:43 +000047class TargetMachine;
Sean Callananee5dfd42010-02-01 08:49:35 +000048class TargetRegisterInfo;
Sean Callanan9899f702010-04-13 21:21:57 +000049
50struct EDInstInfo;
Chris Lattner847da552010-07-20 18:25:19 +000051struct EDInst;
52struct EDOperand;
53struct EDToken;
54
55typedef int (*EDByteReaderCallback)(uint8_t *byte, uint64_t address, void *arg);
Sean Callananee5dfd42010-02-01 08:49:35 +000056
57/// EDDisassembler - Encapsulates a disassembler for a single architecture and
58/// disassembly syntax. Also manages the static disassembler registry.
59struct EDDisassembler {
Chris Lattner847da552010-07-20 18:25:19 +000060 typedef enum {
61 /*! @constant kEDAssemblySyntaxX86Intel Intel syntax for i386 and x86_64. */
62 kEDAssemblySyntaxX86Intel = 0,
63 /*! @constant kEDAssemblySyntaxX86ATT AT&T syntax for i386 and x86_64. */
64 kEDAssemblySyntaxX86ATT = 1,
65 kEDAssemblySyntaxARMUAL = 2
66 } AssemblySyntax;
67
68
Sean Callananee5dfd42010-02-01 08:49:35 +000069 ////////////////////
70 // Static members //
71 ////////////////////
72
73 /// CPUKey - Encapsulates the descriptor of an architecture/disassembly-syntax
74 /// pair
75 struct CPUKey {
76 /// The architecture type
77 llvm::Triple::ArchType Arch;
78
79 /// The assembly syntax
Chris Lattner847da552010-07-20 18:25:19 +000080 AssemblySyntax Syntax;
Sean Callananee5dfd42010-02-01 08:49:35 +000081
82 /// operator== - Equality operator
83 bool operator==(const CPUKey &key) const {
84 return (Arch == key.Arch &&
85 Syntax == key.Syntax);
86 }
87
88 /// operator< - Less-than operator
89 bool operator<(const CPUKey &key) const {
90 if(Arch > key.Arch)
91 return false;
92 if(Syntax >= key.Syntax)
93 return false;
94 return true;
95 }
96 };
97
98 typedef std::map<CPUKey, EDDisassembler*> DisassemblerMap_t;
99
100 /// True if the disassembler registry has been initialized; false if not
101 static bool sInitialized;
102 /// A map from disassembler specifications to disassemblers. Populated
103 /// lazily.
104 static DisassemblerMap_t sDisassemblers;
105
106 /// getDisassembler - Returns the specified disassemble, or NULL on failure
107 ///
108 /// @arg arch - The desired architecture
109 /// @arg syntax - The desired disassembly syntax
110 static EDDisassembler *getDisassembler(llvm::Triple::ArchType arch,
Chris Lattner847da552010-07-20 18:25:19 +0000111 AssemblySyntax syntax);
Sean Callananee5dfd42010-02-01 08:49:35 +0000112
113 /// getDisassembler - Returns the disassembler for a given combination of
114 /// CPU type, CPU subtype, and assembly syntax, or NULL on failure
115 ///
116 /// @arg str - The string representation of the architecture triple, e.g.,
117 /// "x86_64-apple-darwin"
118 /// @arg syntax - The disassembly syntax for the required disassembler
119 static EDDisassembler *getDisassembler(llvm::StringRef str,
Chris Lattner847da552010-07-20 18:25:19 +0000120 AssemblySyntax syntax);
Sean Callananee5dfd42010-02-01 08:49:35 +0000121
122 /// initialize - Initializes the disassembler registry and the LLVM backend
123 static void initialize();
124
125 ////////////////////////
126 // Per-object members //
127 ////////////////////////
128
Sean Callanan8f993b82010-04-08 00:48:21 +0000129 /// True only if the object has been successfully initialized
Sean Callananee5dfd42010-02-01 08:49:35 +0000130 bool Valid;
Sean Callanan8f993b82010-04-08 00:48:21 +0000131 /// True if the disassembler can provide semantic information
132 bool HasSemantics;
Sean Callananee5dfd42010-02-01 08:49:35 +0000133
Sean Callanan8f993b82010-04-08 00:48:21 +0000134 /// The stream to write errors to
135 llvm::raw_ostream &ErrorStream;
Sean Callananee5dfd42010-02-01 08:49:35 +0000136
137 /// The architecture/syntax pair for the current architecture
138 CPUKey Key;
139 /// The LLVM target corresponding to the disassembler
140 const llvm::Target *Tgt;
Chris Lattner847da552010-07-20 18:25:19 +0000141 /// The target machine instance.
Daniel Dunbar02612432010-07-19 00:33:43 +0000142 llvm::OwningPtr<llvm::TargetMachine> TargetMachine;
Sean Callananee5dfd42010-02-01 08:49:35 +0000143 /// The assembly information for the target architecture
144 llvm::OwningPtr<const llvm::MCAsmInfo> AsmInfo;
145 /// The disassembler for the target architecture
146 llvm::OwningPtr<const llvm::MCDisassembler> Disassembler;
147 /// The output string for the instruction printer; must be guarded with
148 /// PrinterMutex
149 llvm::OwningPtr<std::string> InstString;
150 /// The output stream for the disassembler; must be guarded with
151 /// PrinterMutex
152 llvm::OwningPtr<llvm::raw_string_ostream> InstStream;
153 /// The instruction printer for the target architecture; must be guarded with
154 /// PrinterMutex when printing
155 llvm::OwningPtr<llvm::MCInstPrinter> InstPrinter;
156 /// The mutex that guards the instruction printer's printing functions, which
157 /// use a shared stream
158 llvm::sys::Mutex PrinterMutex;
159 /// The array of instruction information provided by the TableGen backend for
160 /// the target architecture
Sean Callanan9899f702010-04-13 21:21:57 +0000161 const llvm::EDInstInfo *InstInfos;
Sean Callananee5dfd42010-02-01 08:49:35 +0000162 /// The target-specific lexer for use in tokenizing strings, in
163 /// target-independent and target-specific portions
164 llvm::OwningPtr<llvm::AsmLexer> GenericAsmLexer;
165 llvm::OwningPtr<llvm::TargetAsmLexer> SpecificAsmLexer;
166 /// The guard for the above
167 llvm::sys::Mutex ParserMutex;
168 /// The LLVM number used for the target disassembly syntax variant
169 int LLVMSyntaxVariant;
170
171 typedef std::vector<std::string> regvec_t;
172 typedef std::map<std::string, unsigned> regrmap_t;
173
174 /// A vector of registers for quick mapping from LLVM register IDs to names
175 regvec_t RegVec;
176 /// A map of registers for quick mapping from register names to LLVM IDs
177 regrmap_t RegRMap;
178
179 /// A set of register IDs for aliases of the stack pointer for the current
180 /// architecture
181 std::set<unsigned> stackPointers;
182 /// A set of register IDs for aliases of the program counter for the current
183 /// architecture
184 std::set<unsigned> programCounters;
185
186 /// Constructor - initializes a disassembler with all the necessary objects,
187 /// which come pre-allocated from the registry accessor function
188 ///
189 /// @arg key - the architecture and disassembly syntax for the
190 /// disassembler
191 EDDisassembler(CPUKey& key);
192
193 /// valid - reports whether there was a failure in the constructor.
194 bool valid() {
195 return Valid;
196 }
197
Sean Callanan8f993b82010-04-08 00:48:21 +0000198 /// hasSemantics - reports whether the disassembler can provide operands and
199 /// tokens.
200 bool hasSemantics() {
201 return HasSemantics;
202 }
203
Sean Callananee5dfd42010-02-01 08:49:35 +0000204 ~EDDisassembler();
205
206 /// createInst - creates and returns an instruction given a callback and
207 /// memory address, or NULL on failure
208 ///
209 /// @arg byteReader - A callback function that provides machine code bytes
210 /// @arg address - The address of the first byte of the instruction,
211 /// suitable for passing to byteReader
212 /// @arg arg - An opaque argument for byteReader
213 EDInst *createInst(EDByteReaderCallback byteReader,
214 uint64_t address,
215 void *arg);
216
217 /// initMaps - initializes regVec and regRMap using the provided register
218 /// info
219 ///
220 /// @arg registerInfo - the register information to use as a source
221 void initMaps(const llvm::TargetRegisterInfo &registerInfo);
222 /// nameWithRegisterID - Returns the name (owned by the EDDisassembler) of a
223 /// register for a given register ID, or NULL on failure
224 ///
225 /// @arg registerID - the ID of the register to be queried
226 const char *nameWithRegisterID(unsigned registerID) const;
227 /// registerIDWithName - Returns the ID of a register for a given register
228 /// name, or (unsigned)-1 on failure
229 ///
230 /// @arg name - The name of the register
231 unsigned registerIDWithName(const char *name) const;
232
233 /// registerIsStackPointer - reports whether a register ID is an alias for the
234 /// stack pointer register
235 ///
236 /// @arg registerID - The LLVM register ID
237 bool registerIsStackPointer(unsigned registerID);
238 /// registerIsStackPointer - reports whether a register ID is an alias for the
239 /// stack pointer register
240 ///
241 /// @arg registerID - The LLVM register ID
242 bool registerIsProgramCounter(unsigned registerID);
243
244 /// printInst - prints an MCInst to a string, returning 0 on success, or -1
245 /// otherwise
246 ///
247 /// @arg str - A reference to a string which is filled in with the string
248 /// representation of the instruction
249 /// @arg inst - A reference to the MCInst to be printed
250 int printInst(std::string& str,
251 llvm::MCInst& inst);
252
253 /// parseInst - extracts operands and tokens from a string for use in
254 /// tokenizing the string. Returns 0 on success, or -1 otherwise.
255 ///
256 /// @arg operands - A reference to a vector that will be filled in with the
257 /// parsed operands
258 /// @arg tokens - A reference to a vector that will be filled in with the
259 /// tokens
260 /// @arg str - The string representation of the instruction
261 int parseInst(llvm::SmallVectorImpl<llvm::MCParsedAsmOperand*> &operands,
262 llvm::SmallVectorImpl<llvm::AsmToken> &tokens,
263 const std::string &str);
264
265 /// llvmSyntaxVariant - returns the LLVM syntax variant for this disassembler
266 int llvmSyntaxVariant() const;
267};
268
Chris Lattner847da552010-07-20 18:25:19 +0000269} // end namespace llvm
270
Sean Callananee5dfd42010-02-01 08:49:35 +0000271#endif