blob: 0818e25b33a20934284199ffc0ffe55aaf2288e4 [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001//===-- Alpha.h - Top-level interface for Alpha representation --*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner081ce942007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Dan Gohmanf17a25c2007-07-18 16:29:46 +00007//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the entry points for global functions defined in the LLVM
11// Alpha back-end.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef TARGET_ALPHA_H
16#define TARGET_ALPHA_H
17
Bill Wendling5ed22ac2009-04-29 23:29:43 +000018#include "llvm/Target/TargetMachine.h"
19
Dan Gohmanf17a25c2007-07-18 16:29:46 +000020namespace llvm {
21
22 class AlphaTargetMachine;
23 class FunctionPass;
Dan Gohmanf17a25c2007-07-18 16:29:46 +000024 class MachineCodeEmitter;
Owen Anderson847b99b2008-08-21 00:14:44 +000025 class raw_ostream;
Dan Gohmanf17a25c2007-07-18 16:29:46 +000026
Dan Gohmanb41dfba2008-05-14 01:58:56 +000027 FunctionPass *createAlphaISelDag(AlphaTargetMachine &TM);
Owen Anderson847b99b2008-08-21 00:14:44 +000028 FunctionPass *createAlphaCodePrinterPass(raw_ostream &OS,
Bill Wendling4f405312009-02-24 08:30:20 +000029 TargetMachine &TM,
Bill Wendling5ed22ac2009-04-29 23:29:43 +000030 bool Verbose);
Dan Gohmanf17a25c2007-07-18 16:29:46 +000031 FunctionPass *createAlphaPatternInstructionSelector(TargetMachine &TM);
32 FunctionPass *createAlphaCodeEmitterPass(AlphaTargetMachine &TM,
33 MachineCodeEmitter &MCE);
Bruno Cardoso Lopes1ea31ff2009-05-30 20:51:52 +000034 FunctionPass *createAlphaJITCodeEmitterPass(AlphaTargetMachine &TM,
35 JITCodeEmitter &JCE);
Dan Gohmanf17a25c2007-07-18 16:29:46 +000036 FunctionPass *createAlphaLLRPPass(AlphaTargetMachine &tm);
37 FunctionPass *createAlphaBranchSelectionPass();
38
39} // end namespace llvm;
40
41// Defines symbolic names for Alpha registers. This defines a mapping from
42// register name to register number.
43//
44#include "AlphaGenRegisterNames.inc"
45
46// Defines symbolic names for the Alpha instructions.
47//
48#include "AlphaGenInstrNames.inc"
49
50#endif