blob: c1fc041e7d9b97a3322087b29633b4b86cc3aea0 [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001;; X's live range extends beyond the shift, so the register allocator
2;; cannot coalesce it with Y. Because of this, a copy needs to be
3;; emitted before the shift to save the register value before it is
4;; clobbered. However, this copy is not needed if the register
5;; allocator turns the shift into an LEA. This also occurs for ADD.
6
7; Check that the shift gets turned into an LEA.
8
Dan Gohman0a063102009-09-08 23:54:48 +00009; RUN: llc < %s -march=x86 -x86-asm-syntax=intel | \
Dan Gohmanf17a25c2007-07-18 16:29:46 +000010; RUN: not grep {mov E.X, E.X}
11
Tanya Lattner632e88a2008-02-21 07:42:26 +000012@G = external global i32 ; <i32*> [#uses=1]
Dan Gohmanf17a25c2007-07-18 16:29:46 +000013
Tanya Lattner632e88a2008-02-21 07:42:26 +000014define i32 @test1(i32 %X) {
15 %Z = shl i32 %X, 2 ; <i32> [#uses=1]
16 volatile store i32 %Z, i32* @G
17 ret i32 %X
Dan Gohmanf17a25c2007-07-18 16:29:46 +000018}
Tanya Lattner632e88a2008-02-21 07:42:26 +000019