blob: d69d1b7ecad98fdf66aed6263c08386f33e02b41 [file] [log] [blame]
Misha Brukman2a8350a2005-02-05 02:24:26 +00001//===-- Alpha.h - Top-level interface for Alpha representation --*- C++ -*-===//
Misha Brukman4633f1c2005-04-21 23:13:11 +00002//
Andrew Lenharth304d0f32005-01-22 23:41:55 +00003// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Misha Brukman4633f1c2005-04-21 23:13:11 +00007//
Andrew Lenharth304d0f32005-01-22 23:41:55 +00008//===----------------------------------------------------------------------===//
9//
10// This file contains the entry points for global functions defined in the LLVM
11// Alpha back-end.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef TARGET_ALPHA_H
16#define TARGET_ALPHA_H
17
18#include <iosfwd>
19
20namespace llvm {
21
Evan Cheng55fc2802006-07-25 20:40:54 +000022 class AlphaTargetMachine;
Andrew Lenharth304d0f32005-01-22 23:41:55 +000023 class FunctionPass;
24 class TargetMachine;
Andrew Lenharth0934ae02005-07-22 20:52:16 +000025 class MachineCodeEmitter;
Andrew Lenharth304d0f32005-01-22 23:41:55 +000026
Dan Gohmanc9f5f3f2008-05-14 01:58:56 +000027 FunctionPass *createAlphaISelDag(AlphaTargetMachine &TM);
Andrew Lenharth304d0f32005-01-22 23:41:55 +000028 FunctionPass *createAlphaCodePrinterPass(std::ostream &OS,
29 TargetMachine &TM);
30 FunctionPass *createAlphaPatternInstructionSelector(TargetMachine &TM);
Evan Cheng55fc2802006-07-25 20:40:54 +000031 FunctionPass *createAlphaCodeEmitterPass(AlphaTargetMachine &TM,
32 MachineCodeEmitter &MCE);
Andrew Lenharth2ab804c2006-09-18 19:44:29 +000033 FunctionPass *createAlphaLLRPPass(AlphaTargetMachine &tm);
Andrew Lenharthf81173f2006-10-31 16:49:55 +000034 FunctionPass *createAlphaBranchSelectionPass();
Andrew Lenharth2ab804c2006-09-18 19:44:29 +000035
Andrew Lenharth304d0f32005-01-22 23:41:55 +000036} // end namespace llvm;
37
38// Defines symbolic names for Alpha registers. This defines a mapping from
39// register name to register number.
40//
41#include "AlphaGenRegisterNames.inc"
42
43// Defines symbolic names for the Alpha instructions.
44//
45#include "AlphaGenInstrNames.inc"
46
47#endif