blob: 71d7d76a2de66ccb6c49b554f2241ec07bba7b07 [file] [log] [blame]
Jia Liu31d157a2012-02-18 12:03:15 +00001//===-- PPC.td - Describe the PowerPC Target Machine -------*- tablegen -*-===//
2//
Chris Lattner4c7b43b2005-10-14 23:37:35 +00003// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Jia Liu31d157a2012-02-18 12:03:15 +00007//
Chris Lattner4c7b43b2005-10-14 23:37:35 +00008//===----------------------------------------------------------------------===//
9//
10// This is the top level entry point for the PowerPC target.
11//
12//===----------------------------------------------------------------------===//
13
14// Get the target-independent interfaces which we are implementing.
15//
Evan Cheng027fdbe2008-11-24 07:34:46 +000016include "llvm/Target/Target.td"
Chris Lattner4c7b43b2005-10-14 23:37:35 +000017
18//===----------------------------------------------------------------------===//
Jim Laskey5476b9b2005-10-22 08:04:24 +000019// PowerPC Subtarget features.
Jim Laskey53842142005-10-19 19:51:16 +000020//
21
Jim Laskeyc35010d2006-12-12 20:57:08 +000022//===----------------------------------------------------------------------===//
23// CPU Directives //
24//===----------------------------------------------------------------------===//
25
Hal Finkelc6d08f12011-10-17 04:03:49 +000026def Directive440 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_440", "">;
Jim Laskeyc35010d2006-12-12 20:57:08 +000027def Directive601 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_601", "">;
28def Directive602 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_602", "">;
29def Directive603 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_603", "">;
30def Directive604 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_603", "">;
31def Directive620 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_603", "">;
32def Directive7400: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_7400", "">;
33def Directive750 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_750", "">;
34def Directive970 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_970", "">;
35def Directive32 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_32", "">;
36def Directive64 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_64", "">;
Hal Finkel4d989ac2012-04-01 19:22:40 +000037def DirectiveA2 : SubtargetFeature<"", "DarwinDirective", "PPC::DIR_A2", "">;
Hal Finkel621b77a2012-08-28 16:12:39 +000038def DirectiveE500mc : SubtargetFeature<"", "DarwinDirective",
39 "PPC::DIR_E500mc", "">;
40def DirectiveE5500 : SubtargetFeature<"", "DarwinDirective",
41 "PPC::DIR_E5500", "">;
Bill Schmidtcdc3b742013-02-01 22:59:51 +000042def DirectivePwr3: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR3", "">;
43def DirectivePwr4: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR4", "">;
44def DirectivePwr5: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR5", "">;
45def DirectivePwr5x: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR5X", "">;
Hal Finkel622382f2012-06-11 15:43:08 +000046def DirectivePwr6: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR6", "">;
Bill Schmidtcdc3b742013-02-01 22:59:51 +000047def DirectivePwr6x: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR6X", "">;
Hal Finkel622382f2012-06-11 15:43:08 +000048def DirectivePwr7: SubtargetFeature<"", "DarwinDirective", "PPC::DIR_PWR7", "">;
Jim Laskeyc35010d2006-12-12 20:57:08 +000049
Chris Lattnera7a58542006-06-16 17:34:12 +000050def Feature64Bit : SubtargetFeature<"64bit","Has64BitSupport", "true",
Chris Lattner2e1f8232005-10-23 05:28:51 +000051 "Enable 64-bit instructions">;
Chris Lattnera7a58542006-06-16 17:34:12 +000052def Feature64BitRegs : SubtargetFeature<"64bitregs","Use64BitRegs", "true",
53 "Enable 64-bit registers usage for ppc32 [beta]">;
Evan Cheng19c95502006-01-27 08:09:42 +000054def FeatureAltivec : SubtargetFeature<"altivec","HasAltivec", "true",
Chris Lattner2e1f8232005-10-23 05:28:51 +000055 "Enable Altivec instructions">;
Hal Finkelbd5cafd2012-06-11 19:57:01 +000056def FeatureMFOCRF : SubtargetFeature<"mfocrf","HasMFOCRF", "true",
57 "Enable the MFOCRF instruction">;
Evan Cheng19c95502006-01-27 08:09:42 +000058def FeatureFSqrt : SubtargetFeature<"fsqrt","HasFSQRT", "true",
Hal Finkel8ee53e22011-10-14 18:54:13 +000059 "Enable the fsqrt instruction">;
Chris Lattnerbf751e22006-02-28 07:08:22 +000060def FeatureSTFIWX : SubtargetFeature<"stfiwx","HasSTFIWX", "true",
Hal Finkel8ee53e22011-10-14 18:54:13 +000061 "Enable the stfiwx instruction">;
Hal Finkel009f7af2012-06-22 23:10:08 +000062def FeatureISEL : SubtargetFeature<"isel","HasISEL", "true",
63 "Enable the isel instruction">;
Hal Finkelc6d08f12011-10-17 04:03:49 +000064def FeatureBookE : SubtargetFeature<"booke", "IsBookE", "true",
65 "Enable Book E instructions">;
Hal Finkel5bb16fd2013-01-30 21:17:42 +000066def FeatureQPX : SubtargetFeature<"qpx","HasQPX", "true",
67 "Enable QPX instructions">;
Jim Laskey53842142005-10-19 19:51:16 +000068
69//===----------------------------------------------------------------------===//
Chris Lattnerc8d28892005-10-23 22:08:13 +000070// Register File Description
71//===----------------------------------------------------------------------===//
72
73include "PPCRegisterInfo.td"
74include "PPCSchedule.td"
75include "PPCInstrInfo.td"
76
77//===----------------------------------------------------------------------===//
78// PowerPC processors supported.
Jim Laskey53842142005-10-19 19:51:16 +000079//
80
Jim Laskeyc35010d2006-12-12 20:57:08 +000081def : Processor<"generic", G3Itineraries, [Directive32]>;
Hal Finkel009f7af2012-06-22 23:10:08 +000082def : Processor<"440", PPC440Itineraries, [Directive440, FeatureISEL,
83 FeatureBookE]>;
84def : Processor<"450", PPC440Itineraries, [Directive440, FeatureISEL,
85 FeatureBookE]>;
Jim Laskeyc35010d2006-12-12 20:57:08 +000086def : Processor<"601", G3Itineraries, [Directive601]>;
87def : Processor<"602", G3Itineraries, [Directive602]>;
88def : Processor<"603", G3Itineraries, [Directive603]>;
89def : Processor<"603e", G3Itineraries, [Directive603]>;
90def : Processor<"603ev", G3Itineraries, [Directive603]>;
91def : Processor<"604", G3Itineraries, [Directive604]>;
92def : Processor<"604e", G3Itineraries, [Directive604]>;
93def : Processor<"620", G3Itineraries, [Directive620]>;
Hal Finkel6670c822012-06-12 16:39:23 +000094def : Processor<"750", G4Itineraries, [Directive750]>;
95def : Processor<"g3", G3Itineraries, [Directive750]>;
Jim Laskeyc35010d2006-12-12 20:57:08 +000096def : Processor<"7400", G4Itineraries, [Directive7400, FeatureAltivec]>;
97def : Processor<"g4", G4Itineraries, [Directive7400, FeatureAltivec]>;
98def : Processor<"7450", G4PlusItineraries, [Directive7400, FeatureAltivec]>;
Hal Finkel6670c822012-06-12 16:39:23 +000099def : Processor<"g4+", G4PlusItineraries, [Directive7400, FeatureAltivec]>;
Jim Laskey53842142005-10-19 19:51:16 +0000100def : Processor<"970", G5Itineraries,
Jim Laskeyc35010d2006-12-12 20:57:08 +0000101 [Directive970, FeatureAltivec,
Hal Finkelbd5cafd2012-06-11 19:57:01 +0000102 FeatureMFOCRF, FeatureFSqrt, FeatureSTFIWX,
Jim Laskey5476b9b2005-10-22 08:04:24 +0000103 Feature64Bit /*, Feature64BitRegs */]>;
Jim Laskey53842142005-10-19 19:51:16 +0000104def : Processor<"g5", G5Itineraries,
Jim Laskeyc35010d2006-12-12 20:57:08 +0000105 [Directive970, FeatureAltivec,
Hal Finkelbd5cafd2012-06-11 19:57:01 +0000106 FeatureMFOCRF, FeatureFSqrt, FeatureSTFIWX,
Jim Laskeyc35010d2006-12-12 20:57:08 +0000107 Feature64Bit /*, Feature64BitRegs */]>;
Hal Finkel621b77a2012-08-28 16:12:39 +0000108def : ProcessorModel<"e500mc", PPCE500mcModel,
109 [DirectiveE500mc, FeatureMFOCRF,
110 FeatureSTFIWX, FeatureBookE, FeatureISEL]>;
111def : ProcessorModel<"e5500", PPCE5500Model,
112 [DirectiveE5500, FeatureMFOCRF, Feature64Bit,
113 FeatureSTFIWX, FeatureBookE, FeatureISEL]>;
Hal Finkel009f7af2012-06-22 23:10:08 +0000114def : Processor<"a2", PPCA2Itineraries, [DirectiveA2, FeatureBookE,
115 FeatureMFOCRF, FeatureFSqrt,
116 FeatureSTFIWX, FeatureISEL,
117 Feature64Bit
118 /*, Feature64BitRegs */]>;
Hal Finkel5bb16fd2013-01-30 21:17:42 +0000119def : Processor<"a2q", PPCA2Itineraries, [DirectiveA2, FeatureBookE,
120 FeatureMFOCRF, FeatureFSqrt,
121 FeatureSTFIWX, FeatureISEL,
122 Feature64Bit /*, Feature64BitRegs */,
123 FeatureQPX]>;
Bill Schmidtcdc3b742013-02-01 22:59:51 +0000124def : Processor<"pwr3", G5Itineraries,
125 [DirectivePwr3, FeatureAltivec, FeatureMFOCRF,
126 FeatureSTFIWX, Feature64Bit]>;
127def : Processor<"pwr4", G5Itineraries,
128 [DirectivePwr4, FeatureAltivec, FeatureMFOCRF,
129 FeatureFSqrt, FeatureSTFIWX, Feature64Bit]>;
130def : Processor<"pwr5", G5Itineraries,
131 [DirectivePwr5, FeatureAltivec, FeatureMFOCRF,
132 FeatureFSqrt, FeatureSTFIWX, Feature64Bit]>;
133def : Processor<"pwr5x", G5Itineraries,
134 [DirectivePwr5x, FeatureAltivec, FeatureMFOCRF,
135 FeatureFSqrt, FeatureSTFIWX, Feature64Bit]>;
Hal Finkel622382f2012-06-11 15:43:08 +0000136def : Processor<"pwr6", G5Itineraries,
137 [DirectivePwr6, FeatureAltivec,
Hal Finkelbd5cafd2012-06-11 19:57:01 +0000138 FeatureMFOCRF, FeatureFSqrt, FeatureSTFIWX,
Hal Finkel622382f2012-06-11 15:43:08 +0000139 Feature64Bit /*, Feature64BitRegs */]>;
Bill Schmidtcdc3b742013-02-01 22:59:51 +0000140def : Processor<"pwr6x", G5Itineraries,
141 [DirectivePwr5x, FeatureAltivec, FeatureMFOCRF,
142 FeatureFSqrt, FeatureSTFIWX, Feature64Bit]>;
Hal Finkel622382f2012-06-11 15:43:08 +0000143def : Processor<"pwr7", G5Itineraries,
144 [DirectivePwr7, FeatureAltivec,
Hal Finkelbd5cafd2012-06-11 19:57:01 +0000145 FeatureMFOCRF, FeatureFSqrt, FeatureSTFIWX,
Hal Finkel009f7af2012-06-22 23:10:08 +0000146 FeatureISEL, Feature64Bit /*, Feature64BitRegs */]>;
Jim Laskeyc35010d2006-12-12 20:57:08 +0000147def : Processor<"ppc", G3Itineraries, [Directive32]>;
148def : Processor<"ppc64", G5Itineraries,
149 [Directive64, FeatureAltivec,
Hal Finkelbd5cafd2012-06-11 19:57:01 +0000150 FeatureMFOCRF, FeatureFSqrt, FeatureSTFIWX,
Jim Laskey5476b9b2005-10-22 08:04:24 +0000151 Feature64Bit /*, Feature64BitRegs */]>;
Jim Laskey53842142005-10-19 19:51:16 +0000152
153
Chris Lattnerb9a7bea2007-03-06 00:59:59 +0000154//===----------------------------------------------------------------------===//
155// Calling Conventions
156//===----------------------------------------------------------------------===//
157
158include "PPCCallingConv.td"
159
Chris Lattner88d211f2006-03-12 09:13:49 +0000160def PPCInstrInfo : InstrInfo {
Chris Lattner88d211f2006-03-12 09:13:49 +0000161 let isLittleEndianEncoding = 1;
162}
163
Chris Lattner84a04ad2010-11-15 03:53:53 +0000164def PPCAsmWriter : AsmWriter {
165 string AsmWriterClassName = "InstPrinter";
166 bit isMCAsmWriter = 1;
167}
Chris Lattner88d211f2006-03-12 09:13:49 +0000168
Chris Lattner4c7b43b2005-10-14 23:37:35 +0000169def PPC : Target {
Chris Lattner88d211f2006-03-12 09:13:49 +0000170 // Information about the instructions.
171 let InstructionSet = PPCInstrInfo;
Chris Lattner84a04ad2010-11-15 03:53:53 +0000172
173 let AssemblyWriters = [PPCAsmWriter];
Chris Lattner4c7b43b2005-10-14 23:37:35 +0000174}