blob: 16540abb56c9001f8ef3abd5c9aa49b6c6b07432 [file] [log] [blame]
Dan Gohmanf17a25c2007-07-18 16:29:46 +00001//===- SparcInstrInfo.h - Sparc Instruction Information ---------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner081ce942007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Dan Gohmanf17a25c2007-07-18 16:29:46 +00007//
8//===----------------------------------------------------------------------===//
9//
10// This file contains the Sparc implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef SPARCINSTRUCTIONINFO_H
15#define SPARCINSTRUCTIONINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "SparcRegisterInfo.h"
19
20namespace llvm {
21
22/// SPII - This namespace holds all of the target specific flags that
23/// instruction info tracks.
24///
25namespace SPII {
26 enum {
27 Pseudo = (1<<0),
28 Load = (1<<1),
29 Store = (1<<2),
30 DelaySlot = (1<<3)
31 };
32}
33
34class SparcInstrInfo : public TargetInstrInfo {
35 const SparcRegisterInfo RI;
Owen Anderson8f2c8932007-12-31 06:32:00 +000036 const SparcSubtarget& Subtarget;
Dan Gohmanf17a25c2007-07-18 16:29:46 +000037public:
38 SparcInstrInfo(SparcSubtarget &ST);
39
40 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
41 /// such, whenever a client has an instance of instruction info, it should
42 /// always be able to get register info as well (through this method).
43 ///
44 virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
45
46 /// Return true if the instruction is a register to register move and
47 /// leave the source and dest operands in the passed parameters.
48 ///
49 virtual bool isMoveInstr(const MachineInstr &MI,
50 unsigned &SrcReg, unsigned &DstReg) const;
51
52 /// isLoadFromStackSlot - If the specified machine instruction is a direct
53 /// load from a stack slot, return the virtual or physical register number of
54 /// the destination along with the FrameIndex of the loaded stack slot. If
55 /// not, return 0. This predicate must return 0 if the instruction has
56 /// any side effects other than loading from the stack slot.
57 virtual unsigned isLoadFromStackSlot(MachineInstr *MI, int &FrameIndex) const;
58
59 /// isStoreToStackSlot - If the specified machine instruction is a direct
60 /// store to a stack slot, return the virtual or physical register number of
61 /// the source reg along with the FrameIndex of the loaded stack slot. If
62 /// not, return 0. This predicate must return 0 if the instruction has
63 /// any side effects other than storing to the stack slot.
64 virtual unsigned isStoreToStackSlot(MachineInstr *MI, int &FrameIndex) const;
65
66
67 virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
68 MachineBasicBlock *FBB,
69 const std::vector<MachineOperand> &Cond) const;
Owen Anderson8f2c8932007-12-31 06:32:00 +000070
71 virtual void copyRegToReg(MachineBasicBlock &MBB,
72 MachineBasicBlock::iterator I,
73 unsigned DestReg, unsigned SrcReg,
74 const TargetRegisterClass *DestRC,
75 const TargetRegisterClass *SrcRC) const;
Dan Gohmanf17a25c2007-07-18 16:29:46 +000076};
77
78}
79
80#endif