Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / eaa192af18677c4dc5894e049514d8a6b1d6d7c2 / . / lib / Target / ARM / ARMISelLowering.h
blob: 2cca40b3744a1ca151688b4bee69ab60d845c1a3 [file] [log] [blame]
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]1//===-- ARMISelLowering.h - ARM DAG Lowering Interface ----------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +0000[diff] [blame]5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]7//
8//===----------------------------------------------------------------------===//
9//
10// This file defines the interfaces that ARM uses to lower LLVM code into a
11// selection DAG.
12//
13//===----------------------------------------------------------------------===//
14
15#ifndef ARMISELLOWERING_H
16#define ARMISELLOWERING_H
17
Rafael Espindolaf1ba1ca2007-11-05 23:12:20 +0000[diff] [blame]18#include "ARMSubtarget.h"
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]19#include "llvm/Target/TargetLowering.h"
Evan Cheng31446872010-07-23 22:39:59 +0000[diff] [blame]20#include "llvm/Target/TargetRegisterInfo.h"
Eric Christopherab695882010-07-21 22:26:11 +0000[diff] [blame]21#include "llvm/CodeGen/FastISel.h"
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]22#include "llvm/CodeGen/SelectionDAG.h"
Bob Wilson1f595bb2009-04-17 19:07:39 +0000[diff] [blame]23#include "llvm/CodeGen/CallingConvLower.h"
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]24#include <vector>
25
26namespace llvm {
27 class ARMConstantPoolValue;
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]28
29 namespace ARMISD {
30 // ARM Specific DAG Nodes
31 enum NodeType {
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]32 // Start the numbering where the builtin ops and target ops leave off.
Dan Gohman0ba2bcf2008-09-23 18:42:32 +0000[diff] [blame]33 FIRST_NUMBER = ISD::BUILTIN_OP_END,
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]34
35 Wrapper, // Wrapper - A wrapper node for TargetConstantPool,
36 // TargetExternalSymbol, and TargetGlobalAddress.
Evan Cheng53519f02011-01-21 18:55:51 +0000[diff] [blame]37 WrapperDYN, // WrapperDYN - A wrapper node for TargetGlobalAddress in
38 // DYN mode.
Evan Cheng5de5d4b2011-01-17 08:03:18 +0000[diff] [blame]39 WrapperPIC, // WrapperPIC - A wrapper node for TargetGlobalAddress in
40 // PIC mode.
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]41 WrapperJT, // WrapperJT - A wrapper node for TargetJumpTable
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]42
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]43 CALL, // Function call.
Evan Cheng277f0742007-06-19 21:05:09 +0000[diff] [blame]44 CALL_PRED, // Function call that's predicable.
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]45 CALL_NOLINK, // Function call with branch not branch-and-link.
46 tCALL, // Thumb function call.
47 BRCOND, // Conditional branch.
48 BR_JT, // Jumptable branch.
Evan Cheng5657c012009-07-29 02:18:14 +0000[diff] [blame]49 BR2_JT, // Jumptable branch (2 level - jumptable entry is a jump).
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]50 RET_FLAG, // Return with a flag operand.
51
52 PIC_ADD, // Add with a PC operand and a PIC label.
53
54 CMP, // ARM compare instructions.
David Goodwinc0309b42009-06-29 15:33:01 +0000[diff] [blame]55 CMPZ, // ARM compare that sets only Z flag.
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]56 CMPFP, // ARM VFP compare instruction, sets FPSCR.
57 CMPFPw0, // ARM VFP compare against zero instruction, sets FPSCR.
58 FMSTAT, // ARM fmstat instruction.
59 CMOV, // ARM conditional move instructions.
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]60
Evan Cheng218977b2010-07-13 19:27:42 +0000[diff] [blame]61 BCC_i64,
62
Jim Grosbach3482c802010-01-18 19:58:49 +0000[diff] [blame]63 RBIT, // ARM bitreverse instruction
64
Bob Wilson76a312b2010-03-19 22:51:32 +0000[diff] [blame]65 FTOSI, // FP to sint within a FP register.
66 FTOUI, // FP to uint within a FP register.
67 SITOF, // sint to FP within a FP register.
68 UITOF, // uint to FP within a FP register.
69
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]70 SRL_FLAG, // V,Flag = srl_flag X -> srl X, 1 + save carry out.
71 SRA_FLAG, // V,Flag = sra_flag X -> sra X, 1 + save carry out.
72 RRX, // V = RRX X, Flag -> srl X, 1 + shift in carry flag.
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]73
Evan Cheng342e3162011-08-30 01:34:54 +0000[diff] [blame]74 ADDC, // Add with carry
75 ADDE, // Add using carry
76 SUBC, // Sub with carry
77 SUBE, // Sub using carry
78
Jim Grosbache5165492009-11-09 00:11:35 +0000[diff] [blame]79 VMOVRRD, // double to two gprs.
80 VMOVDRR, // Two gprs to double.
Lauro Ramos Venancio64f4fa52007-04-27 13:54:47 +0000[diff] [blame]81
Jim Grosbache4ad3872010-10-19 23:27:08 +0000[diff] [blame]82 EH_SJLJ_SETJMP, // SjLj exception handling setjmp.
83 EH_SJLJ_LONGJMP, // SjLj exception handling longjmp.
84 EH_SJLJ_DISPATCHSETUP, // SjLj exception handling dispatch setup.
Jim Grosbach0e0da732009-05-12 23:59:14 +0000[diff] [blame]85
Dale Johannesen51e28e62010-06-03 21:09:53 +0000[diff] [blame]86 TC_RETURN, // Tail call return pseudo.
87
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]88 THREAD_POINTER,
89
Evan Cheng86198642009-08-07 00:34:42 +0000[diff] [blame]90 DYN_ALLOC, // Dynamic allocation on the stack.
91
Bob Wilsonf74a4292010-10-30 00:54:37 +0000[diff] [blame]92 MEMBARRIER, // Memory barrier (DMB)
93 MEMBARRIER_MCR, // Memory barrier (MCR)
Evan Chengdfed19f2010-11-03 06:34:55 +0000[diff] [blame]94
95 PRELOAD, // Preload
Andrew Trick5adfba22011-04-23 03:24:11 +0000[diff] [blame]96
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]97 VCEQ, // Vector compare equal.
Owen Andersonc24cb352010-11-08 23:21:22 +0000[diff] [blame]98 VCEQZ, // Vector compare equal to zero.
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]99 VCGE, // Vector compare greater than or equal.
Owen Andersonc24cb352010-11-08 23:21:22 +0000[diff] [blame]100 VCGEZ, // Vector compare greater than or equal to zero.
101 VCLEZ, // Vector compare less than or equal to zero.
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]102 VCGEU, // Vector compare unsigned greater than or equal.
103 VCGT, // Vector compare greater than.
Owen Andersonc24cb352010-11-08 23:21:22 +0000[diff] [blame]104 VCGTZ, // Vector compare greater than zero.
105 VCLTZ, // Vector compare less than zero.
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]106 VCGTU, // Vector compare unsigned greater than.
107 VTST, // Vector test bits.
108
109 // Vector shift by immediate:
110 VSHL, // ...left
111 VSHRs, // ...right (signed)
112 VSHRu, // ...right (unsigned)
113 VSHLLs, // ...left long (signed)
114 VSHLLu, // ...left long (unsigned)
115 VSHLLi, // ...left long (with maximum shift count)
116 VSHRN, // ...right narrow
117
118 // Vector rounding shift by immediate:
119 VRSHRs, // ...right (signed)
120 VRSHRu, // ...right (unsigned)
121 VRSHRN, // ...right narrow
122
123 // Vector saturating shift by immediate:
124 VQSHLs, // ...left (signed)
125 VQSHLu, // ...left (unsigned)
126 VQSHLsu, // ...left (signed to unsigned)
127 VQSHRNs, // ...right narrow (signed)
128 VQSHRNu, // ...right narrow (unsigned)
129 VQSHRNsu, // ...right narrow (signed to unsigned)
130
131 // Vector saturating rounding shift by immediate:
132 VQRSHRNs, // ...right narrow (signed)
133 VQRSHRNu, // ...right narrow (unsigned)
134 VQRSHRNsu, // ...right narrow (signed to unsigned)
135
136 // Vector shift and insert:
137 VSLI, // ...left
138 VSRI, // ...right
139
140 // Vector get lane (VMOV scalar to ARM core register)
141 // (These are used for 8- and 16-bit element types only.)
142 VGETLANEu, // zero-extend vector extract element
143 VGETLANEs, // sign-extend vector extract element
144
Bob Wilson7e3f0d22010-07-14 06:31:50 +0000[diff] [blame]145 // Vector move immediate and move negated immediate:
Bob Wilsoncba270d2010-07-13 21:16:48 +0000[diff] [blame]146 VMOVIMM,
Bob Wilson7e3f0d22010-07-14 06:31:50 +0000[diff] [blame]147 VMVNIMM,
148
Evan Chengeaa192a2011-11-15 02:12:34 +0000[diff] [blame^]149 // Vector move f32 immediate:
150 VMOVFPIMM,
151
Bob Wilson7e3f0d22010-07-14 06:31:50 +0000[diff] [blame]152 // Vector duplicate:
Bob Wilsonc1d287b2009-08-14 05:13:08 +0000[diff] [blame]153 VDUP,
Bob Wilson0ce37102009-08-14 05:08:32 +0000[diff] [blame]154 VDUPLANE,
Bob Wilsona599bff2009-08-04 00:36:16 +0000[diff] [blame]155
Bob Wilsond8e17572009-08-12 22:31:50 +0000[diff] [blame]156 // Vector shuffles:
Bob Wilsonde95c1b82009-08-19 17:03:43 +0000[diff] [blame]157 VEXT, // extract
Bob Wilsond8e17572009-08-12 22:31:50 +0000[diff] [blame]158 VREV64, // reverse elements within 64-bit doublewords
159 VREV32, // reverse elements within 32-bit words
Anton Korobeynikov1c8e5812009-08-21 12:41:24 +0000[diff] [blame]160 VREV16, // reverse elements within 16-bit halfwords
Bob Wilsonc692cb72009-08-21 20:54:19 +0000[diff] [blame]161 VZIP, // zip (interleave)
162 VUZP, // unzip (deinterleave)
Bob Wilson9f6c4c12010-02-18 06:05:53 +0000[diff] [blame]163 VTRN, // transpose
Bill Wendling69a05a72011-03-14 23:02:38 +0000[diff] [blame]164 VTBL1, // 1-register shuffle with mask
165 VTBL2, // 2-register shuffle with mask
Bob Wilson9f6c4c12010-02-18 06:05:53 +0000[diff] [blame]166
Bob Wilsond0b69cf2010-09-01 23:50:19 +0000[diff] [blame]167 // Vector multiply long:
168 VMULLs, // ...signed
169 VMULLu, // ...unsigned
170
Bob Wilson40cbe7d2010-06-04 00:04:02 +0000[diff] [blame]171 // Operands of the standard BUILD_VECTOR node are not legalized, which
172 // is fine if BUILD_VECTORs are always lowered to shuffles or other
173 // operations, but for ARM some BUILD_VECTORs are legal as-is and their
174 // operands need to be legalized. Define an ARM-specific version of
175 // BUILD_VECTOR for this purpose.
176 BUILD_VECTOR,
177
Bob Wilson9f6c4c12010-02-18 06:05:53 +0000[diff] [blame]178 // Floating-point max and min:
179 FMAX,
Jim Grosbach469bbdb2010-07-16 23:05:05 +0000[diff] [blame]180 FMIN,
181
182 // Bit-field insert
Owen Andersond9668172010-11-03 22:44:51 +0000[diff] [blame]183 BFI,
Andrew Trick5adfba22011-04-23 03:24:11 +0000[diff] [blame]184
Owen Andersond9668172010-11-03 22:44:51 +0000[diff] [blame]185 // Vector OR with immediate
Owen Anderson080c0922010-11-05 19:27:46 +0000[diff] [blame]186 VORRIMM,
187 // Vector AND with NOT of immediate
Bob Wilsonb1dfa7a2010-11-28 06:51:26 +0000[diff] [blame]188 VBICIMM,
189
Cameron Zwarichc0e6d782011-03-30 23:01:21 +0000[diff] [blame]190 // Vector bitwise select
191 VBSL,
192
Bob Wilsonb1dfa7a2010-11-28 06:51:26 +0000[diff] [blame]193 // Vector load N-element structure to all lanes:
194 VLD2DUP = ISD::FIRST_TARGET_MEMORY_OPCODE,
195 VLD3DUP,
Bob Wilson1c3ef902011-02-07 17:43:21 +0000[diff] [blame]196 VLD4DUP,
197
198 // NEON loads with post-increment base updates:
199 VLD1_UPD,
200 VLD2_UPD,
201 VLD3_UPD,
202 VLD4_UPD,
203 VLD2LN_UPD,
204 VLD3LN_UPD,
205 VLD4LN_UPD,
206 VLD2DUP_UPD,
207 VLD3DUP_UPD,
208 VLD4DUP_UPD,
209
210 // NEON stores with post-increment base updates:
211 VST1_UPD,
212 VST2_UPD,
213 VST3_UPD,
214 VST4_UPD,
215 VST2LN_UPD,
216 VST3LN_UPD,
Eli Friedman2bdffe42011-08-31 00:31:29 +0000[diff] [blame]217 VST4LN_UPD,
218
219 // 64-bit atomic ops (value split into two registers)
220 ATOMADD64_DAG,
221 ATOMSUB64_DAG,
222 ATOMOR64_DAG,
223 ATOMXOR64_DAG,
224 ATOMAND64_DAG,
225 ATOMNAND64_DAG,
226 ATOMSWAP64_DAG,
227 ATOMCMPXCHG64_DAG
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]228 };
229 }
230
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]231 /// Define some predicates that are used for node matching.
232 namespace ARM {
Jim Grosbach469bbdb2010-07-16 23:05:05 +0000[diff] [blame]233 bool isBitFieldInvertedMask(unsigned v);
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]234 }
235
Bob Wilson261f2a22009-05-20 16:30:25 +0000[diff] [blame]236 //===--------------------------------------------------------------------===//
Dale Johannesen80dae192007-03-20 00:30:56 +0000[diff] [blame]237 // ARMTargetLowering - ARM Implementation of the TargetLowering interface
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]238
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]239 class ARMTargetLowering : public TargetLowering {
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]240 public:
Dan Gohman61e729e2007-08-02 21:21:54 +0000[diff] [blame]241 explicit ARMTargetLowering(TargetMachine &TM);
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]242
Jim Grosbache1102ca2010-07-19 17:20:38 +0000[diff] [blame]243 virtual unsigned getJumpTableEncoding(void) const;
244
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]245 virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const;
Duncan Sands1607f052008-12-01 11:39:25 +0000[diff] [blame]246
247 /// ReplaceNodeResults - Replace the results of node with an illegal result
248 /// type with new values built out of custom code.
249 ///
250 virtual void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]251 SelectionDAG &DAG) const;
Duncan Sands1607f052008-12-01 11:39:25 +0000[diff] [blame]252
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]253 virtual const char *getTargetNodeName(unsigned Opcode) const;
254
Duncan Sands28b77e92011-09-06 19:07:46 +0000[diff] [blame]255 /// getSetCCResultType - Return the value type to use for ISD::SETCC.
256 virtual EVT getSetCCResultType(EVT VT) const;
257
Dan Gohmanaf1d8ca2010-05-01 00:01:06 +0000[diff] [blame]258 virtual MachineBasicBlock *
259 EmitInstrWithCustomInserter(MachineInstr *MI,
260 MachineBasicBlock *MBB) const;
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]261
Evan Cheng37fefc22011-08-30 19:09:48 +0000[diff] [blame]262 virtual void
263 AdjustInstrPostInstrSelection(MachineInstr *MI, SDNode *Node) const;
264
Evan Chenge721f5c2011-07-13 00:42:17 +0000[diff] [blame]265 SDValue PerformCMOVCombine(SDNode *N, SelectionDAG &DAG) const;
Evan Cheng31959b12011-02-02 01:06:55 +0000[diff] [blame]266 virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const;
267
268 bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const;
269
Bill Wendlingaf566342009-08-15 21:21:19 +0000[diff] [blame]270 /// allowsUnalignedMemoryAccesses - Returns true if the target allows
271 /// unaligned memory accesses. of the specified type.
Bill Wendlingaf566342009-08-15 21:21:19 +0000[diff] [blame]272 virtual bool allowsUnalignedMemoryAccesses(EVT VT) const;
273
Lang Hames1a1d1fc2011-11-02 22:52:45 +0000[diff] [blame]274 virtual EVT getOptimalMemOpType(uint64_t Size,
275 unsigned DstAlign, unsigned SrcAlign,
Lang Hamesa1e78882011-11-02 23:37:04 +0000[diff] [blame]276 bool IsZeroVal,
Lang Hames1a1d1fc2011-11-02 22:52:45 +0000[diff] [blame]277 bool MemcpyStrSrc,
278 MachineFunction &MF) const;
279
Chris Lattnerc9addb72007-03-30 23:15:24 +0000[diff] [blame]280 /// isLegalAddressingMode - Return true if the addressing mode represented
281 /// by AM is legal for this target, for a load/store of the specified type.
Chris Lattnerdb125cf2011-07-18 04:54:35 +0000[diff] [blame]282 virtual bool isLegalAddressingMode(const AddrMode &AM, Type *Ty)const;
Evan Chenge6c835f2009-08-14 20:09:37 +0000[diff] [blame]283 bool isLegalT2ScaledAddressingMode(const AddrMode &AM, EVT VT) const;
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]284
Evan Cheng77e47512009-11-11 19:05:52 +0000[diff] [blame]285 /// isLegalICmpImmediate - Return true if the specified immediate is legal
Jim Grosbach18f30e62010-06-02 21:53:11 +0000[diff] [blame]286 /// icmp immediate, that is the target has icmp instructions which can
287 /// compare a register against the immediate without having to materialize
288 /// the immediate into a register.
Evan Cheng06b53c02009-11-12 07:13:11 +0000[diff] [blame]289 virtual bool isLegalICmpImmediate(int64_t Imm) const;
Evan Cheng77e47512009-11-11 19:05:52 +0000[diff] [blame]290
Dan Gohmancca82142011-05-03 00:46:49 +0000[diff] [blame]291 /// isLegalAddImmediate - Return true if the specified immediate is legal
292 /// add immediate, that is the target has add instructions which can
293 /// add a register and the immediate without having to materialize
294 /// the immediate into a register.
295 virtual bool isLegalAddImmediate(int64_t Imm) const;
296
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]297 /// getPreIndexedAddressParts - returns true by value, base pointer and
298 /// offset pointer and addressing mode by reference if the node's address
299 /// can be legally represented as pre-indexed load / store address.
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]300 virtual bool getPreIndexedAddressParts(SDNode *N, SDValue &Base,
301 SDValue &Offset,
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]302 ISD::MemIndexedMode &AM,
Dan Gohman73e09142009-01-15 16:29:45 +0000[diff] [blame]303 SelectionDAG &DAG) const;
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]304
305 /// getPostIndexedAddressParts - returns true by value, base pointer and
306 /// offset pointer and addressing mode by reference if this node can be
307 /// combined with a load / store to form a post-indexed load / store.
308 virtual bool getPostIndexedAddressParts(SDNode *N, SDNode *Op,
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]309 SDValue &Base, SDValue &Offset,
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]310 ISD::MemIndexedMode &AM,
Dan Gohman73e09142009-01-15 16:29:45 +0000[diff] [blame]311 SelectionDAG &DAG) const;
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]312
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]313 virtual void computeMaskedBitsForTargetNode(const SDValue Op,
Dan Gohman977a76f2008-02-13 22:28:48 +0000[diff] [blame]314 const APInt &Mask,
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]315 APInt &KnownZero,
Dan Gohmanfd29e0e2008-02-13 00:35:47 +0000[diff] [blame]316 APInt &KnownOne,
Dan Gohmanea859be2007-06-22 14:59:07 +0000[diff] [blame]317 const SelectionDAG &DAG,
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]318 unsigned Depth) const;
Bill Wendlingaf566342009-08-15 21:21:19 +0000[diff] [blame]319
320
Evan Cheng55d42002011-01-08 01:24:27 +0000[diff] [blame]321 virtual bool ExpandInlineAsm(CallInst *CI) const;
322
Chris Lattner4234f572007-03-25 02:14:49 +0000[diff] [blame]323 ConstraintType getConstraintType(const std::string &Constraint) const;
John Thompson44ab89e2010-10-29 17:29:13 +0000[diff] [blame]324
325 /// Examine constraint string and operand type and determine a weight value.
326 /// The operand object must already have been set up with the operand type.
327 ConstraintWeight getSingleConstraintMatchWeight(
328 AsmOperandInfo &info, const char *constraint) const;
329
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]330 std::pair<unsigned, const TargetRegisterClass*>
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]331 getRegForInlineAsmConstraint(const std::string &Constraint,
Owen Andersone50ed302009-08-10 22:56:29 +0000[diff] [blame]332 EVT VT) const;
Rafael Espindolaf1ba1ca2007-11-05 23:12:20 +0000[diff] [blame]333
Bob Wilsonbf6396b2009-04-01 17:58:54 +0000[diff] [blame]334 /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops
335 /// vector. If it is invalid, don't add anything to Ops. If hasMemory is
336 /// true it means one of the asm constraint of the inline asm instruction
337 /// being processed is 'm'.
338 virtual void LowerAsmOperandForConstraint(SDValue Op,
Eric Christopher100c8332011-06-02 23:16:42 +0000[diff] [blame]339 std::string &Constraint,
Bob Wilsonbf6396b2009-04-01 17:58:54 +0000[diff] [blame]340 std::vector<SDValue> &Ops,
341 SelectionDAG &DAG) const;
Jim Grosbach6aa71972009-05-13 22:32:43 +0000[diff] [blame]342
Dan Gohman419e4f92010-05-11 16:21:03 +0000[diff] [blame]343 const ARMSubtarget* getSubtarget() const {
Dan Gohman707e0182008-04-12 04:36:06 +0000[diff] [blame]344 return Subtarget;
Rafael Espindolaf1ba1ca2007-11-05 23:12:20 +0000[diff] [blame]345 }
346
Evan Cheng06b666c2010-05-15 02:18:07 +0000[diff] [blame]347 /// getRegClassFor - Return the register class that should be used for the
348 /// specified value type.
349 virtual TargetRegisterClass *getRegClassFor(EVT VT) const;
350
Anton Korobeynikovcec36f42010-07-24 21:52:08 +0000[diff] [blame]351 /// getMaximalGlobalOffset - Returns the maximal possible offset which can
352 /// be used for loads / stores from the global.
353 virtual unsigned getMaximalGlobalOffset() const;
354
Eric Christopherab695882010-07-21 22:26:11 +0000[diff] [blame]355 /// createFastISel - This method returns a target specific FastISel object,
356 /// or null if the target does not support "fast" ISel.
357 virtual FastISel *createFastISel(FunctionLoweringInfo &funcInfo) const;
358
Evan Cheng1cc39842010-05-20 23:26:43 +0000[diff] [blame]359 Sched::Preference getSchedulingPreference(SDNode *N) const;
360
Anton Korobeynikovd0ac2342009-08-21 12:40:07 +0000[diff] [blame]361 bool isShuffleMaskLegal(const SmallVectorImpl<int> &M, EVT VT) const;
Anton Korobeynikov48e19352009-09-23 19:04:09 +0000[diff] [blame]362 bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const;
Evan Cheng39382422009-10-28 01:44:26 +0000[diff] [blame]363
364 /// isFPImmLegal - Returns true if the target can instruction select the
365 /// specified FP immediate natively. If false, the legalizer will
366 /// materialize the FP immediate as a load from a constant pool.
367 virtual bool isFPImmLegal(const APFloat &Imm, EVT VT) const;
368
Bob Wilson65ffec42010-09-21 17:56:22 +0000[diff] [blame]369 virtual bool getTgtMemIntrinsic(IntrinsicInfo &Info,
370 const CallInst &I,
371 unsigned Intrinsic) const;
Evan Chengd70f57b2010-07-19 22:15:08 +0000[diff] [blame]372 protected:
Evan Cheng4f6b4672010-07-21 06:09:07 +0000[diff] [blame]373 std::pair<const TargetRegisterClass*, uint8_t>
374 findRepresentativeClass(EVT VT) const;
Evan Chengd70f57b2010-07-19 22:15:08 +0000[diff] [blame]375
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]376 private:
377 /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can
378 /// make the right decision when generating code for different targets.
379 const ARMSubtarget *Subtarget;
380
Evan Cheng31446872010-07-23 22:39:59 +0000[diff] [blame]381 const TargetRegisterInfo *RegInfo;
382
Evan Cheng3ef1c872010-09-10 01:29:16 +0000[diff] [blame]383 const InstrItineraryData *Itins;
384
Bob Wilsond2559bf2009-07-13 18:11:36 +0000[diff] [blame]385 /// ARMPCLabelIndex - Keep track of the number of ARM PC labels created.
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]386 ///
387 unsigned ARMPCLabelIndex;
388
Owen Andersone50ed302009-08-10 22:56:29 +0000[diff] [blame]389 void addTypeForNEON(EVT VT, EVT PromotedLdStVT, EVT PromotedBitwiseVT);
390 void addDRTypeForNEON(EVT VT);
391 void addQRTypeForNEON(EVT VT);
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]392
393 typedef SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPassVector;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]394 void PassF64ArgInRegs(DebugLoc dl, SelectionDAG &DAG,
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]395 SDValue Chain, SDValue &Arg,
396 RegsToPassVector &RegsToPass,
397 CCValAssign &VA, CCValAssign &NextVA,
398 SDValue &StackPtr,
399 SmallVector<SDValue, 8> &MemOpChains,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]400 ISD::ArgFlagsTy Flags) const;
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]401 SDValue GetF64FormalArgument(CCValAssign &VA, CCValAssign &NextVA,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]402 SDValue &Root, SelectionDAG &DAG,
403 DebugLoc dl) const;
Bob Wilson5bafff32009-06-22 23:27:02 +0000[diff] [blame]404
Jim Grosbach18f30e62010-06-02 21:53:11 +0000[diff] [blame]405 CCAssignFn *CCAssignFnForNode(CallingConv::ID CC, bool Return,
406 bool isVarArg) const;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]407 SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,
408 DebugLoc dl, SelectionDAG &DAG,
409 const CCValAssign &VA,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]410 ISD::ArgFlagsTy Flags) const;
Jim Grosbach23ff7cf2010-05-26 20:22:18 +0000[diff] [blame]411 SDValue LowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &DAG) const;
Jim Grosbach5eb19512010-05-22 01:06:18 +0000[diff] [blame]412 SDValue LowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &DAG) const;
Jim Grosbache4ad3872010-10-19 23:27:08 +0000[diff] [blame]413 SDValue LowerEH_SJLJ_DISPATCHSETUP(SDValue Op, SelectionDAG &DAG) const;
Jim Grosbacha87ded22010-02-08 23:22:00 +0000[diff] [blame]414 SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]415 const ARMSubtarget *Subtarget) const;
416 SDValue LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const;
417 SDValue LowerGlobalAddressDarwin(SDValue Op, SelectionDAG &DAG) const;
418 SDValue LowerGlobalAddressELF(SDValue Op, SelectionDAG &DAG) const;
419 SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const;
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]420 SDValue LowerToTLSGeneralDynamicModel(GlobalAddressSDNode *GA,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]421 SelectionDAG &DAG) const;
Dan Gohman475871a2008-07-27 21:46:04 +0000[diff] [blame]422 SDValue LowerToTLSExecModels(GlobalAddressSDNode *GA,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]423 SelectionDAG &DAG) const;
424 SDValue LowerGLOBAL_OFFSET_TABLE(SDValue Op, SelectionDAG &DAG) const;
425 SDValue LowerBR_JT(SDValue Op, SelectionDAG &DAG) const;
Bill Wendlingde2b1512010-08-11 08:43:16 +0000[diff] [blame]426 SDValue LowerSELECT(SDValue Op, SelectionDAG &DAG) const;
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]427 SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
428 SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const;
Evan Cheng515fe3a2010-07-08 02:08:50 +0000[diff] [blame]429 SDValue LowerFCOPYSIGN(SDValue Op, SelectionDAG &DAG) const;
Evan Cheng2457f2c2010-05-22 01:47:14 +0000[diff] [blame]430 SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const;
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]431 SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const;
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]432 SDValue LowerShiftRightParts(SDValue Op, SelectionDAG &DAG) const;
433 SDValue LowerShiftLeftParts(SDValue Op, SelectionDAG &DAG) const;
Nate Begemand1fb5832010-08-03 21:31:55 +0000[diff] [blame]434 SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &DAG) const;
Andrew Trick5adfba22011-04-23 03:24:11 +0000[diff] [blame]435 SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG,
Bob Wilson11a1dff2011-01-07 21:37:30 +0000[diff] [blame]436 const ARMSubtarget *ST) const;
437
438 SDValue ReconstructShuffle(SDValue Op, SelectionDAG &DAG) const;
Rafael Espindola7b73a5d2007-10-19 14:35:17 +0000[diff] [blame]439
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]440 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
Sandeep Patel65c3c8f2009-09-02 08:44:58 +0000[diff] [blame]441 CallingConv::ID CallConv, bool isVarArg,
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]442 const SmallVectorImpl<ISD::InputArg> &Ins,
443 DebugLoc dl, SelectionDAG &DAG,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]444 SmallVectorImpl<SDValue> &InVals) const;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]445
446 virtual SDValue
447 LowerFormalArguments(SDValue Chain,
Sandeep Patel65c3c8f2009-09-02 08:44:58 +0000[diff] [blame]448 CallingConv::ID CallConv, bool isVarArg,
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]449 const SmallVectorImpl<ISD::InputArg> &Ins,
450 DebugLoc dl, SelectionDAG &DAG,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]451 SmallVectorImpl<SDValue> &InVals) const;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]452
Stuart Hastingsc7315872011-04-20 16:47:52 +0000[diff] [blame]453 void VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
454 DebugLoc dl, SDValue &Chain, unsigned ArgOffset)
455 const;
456
457 void computeRegArea(CCState &CCInfo, MachineFunction &MF,
458 unsigned &VARegSize, unsigned &VARegSaveSize) const;
459
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]460 virtual SDValue
Evan Cheng022d9e12010-02-02 23:55:14 +0000[diff] [blame]461 LowerCall(SDValue Chain, SDValue Callee,
Sandeep Patel65c3c8f2009-09-02 08:44:58 +0000[diff] [blame]462 CallingConv::ID CallConv, bool isVarArg,
Evan Cheng0c439eb2010-01-27 00:07:07 +0000[diff] [blame]463 bool &isTailCall,
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]464 const SmallVectorImpl<ISD::OutputArg> &Outs,
Dan Gohmanc9403652010-07-07 15:54:55 +0000[diff] [blame]465 const SmallVectorImpl<SDValue> &OutVals,
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]466 const SmallVectorImpl<ISD::InputArg> &Ins,
467 DebugLoc dl, SelectionDAG &DAG,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]468 SmallVectorImpl<SDValue> &InVals) const;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]469
Stuart Hastingsf222e592011-02-28 17:17:53 +0000[diff] [blame]470 /// HandleByVal - Target-specific cleanup for ByVal support.
Stuart Hastingsc7315872011-04-20 16:47:52 +0000[diff] [blame]471 virtual void HandleByVal(CCState *, unsigned &) const;
Stuart Hastingsf222e592011-02-28 17:17:53 +0000[diff] [blame]472
Dale Johannesen51e28e62010-06-03 21:09:53 +0000[diff] [blame]473 /// IsEligibleForTailCallOptimization - Check whether the call is eligible
474 /// for tail call optimization. Targets which want to do tail call
475 /// optimization should implement this function.
476 bool IsEligibleForTailCallOptimization(SDValue Callee,
477 CallingConv::ID CalleeCC,
478 bool isVarArg,
479 bool isCalleeStructRet,
480 bool isCallerStructRet,
481 const SmallVectorImpl<ISD::OutputArg> &Outs,
Dan Gohmanc9403652010-07-07 15:54:55 +0000[diff] [blame]482 const SmallVectorImpl<SDValue> &OutVals,
Dale Johannesen51e28e62010-06-03 21:09:53 +0000[diff] [blame]483 const SmallVectorImpl<ISD::InputArg> &Ins,
484 SelectionDAG& DAG) const;
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]485 virtual SDValue
486 LowerReturn(SDValue Chain,
Sandeep Patel65c3c8f2009-09-02 08:44:58 +0000[diff] [blame]487 CallingConv::ID CallConv, bool isVarArg,
Dan Gohman98ca4f22009-08-05 01:29:28 +0000[diff] [blame]488 const SmallVectorImpl<ISD::OutputArg> &Outs,
Dan Gohmanc9403652010-07-07 15:54:55 +0000[diff] [blame]489 const SmallVectorImpl<SDValue> &OutVals,
Dan Gohmand858e902010-04-17 15:26:15 +0000[diff] [blame]490 DebugLoc dl, SelectionDAG &DAG) const;
Evan Cheng06b53c02009-11-12 07:13:11 +0000[diff] [blame]491
Evan Cheng3d2125c2010-11-30 23:55:39 +0000[diff] [blame]492 virtual bool isUsedByReturnOnly(SDNode *N) const;
493
Evan Cheng485fafc2011-03-21 01:19:09 +0000[diff] [blame]494 virtual bool mayBeEmittedAsTailCall(CallInst *CI) const;
495
Evan Cheng06b53c02009-11-12 07:13:11 +0000[diff] [blame]496 SDValue getARMCmp(SDValue LHS, SDValue RHS, ISD::CondCode CC,
Evan Cheng218977b2010-07-13 19:27:42 +0000[diff] [blame]497 SDValue &ARMcc, SelectionDAG &DAG, DebugLoc dl) const;
498 SDValue getVFPCmp(SDValue LHS, SDValue RHS,
499 SelectionDAG &DAG, DebugLoc dl) const;
Bob Wilson79f56c92011-03-08 01:17:20 +0000[diff] [blame]500 SDValue duplicateCmp(SDValue Cmp, SelectionDAG &DAG) const;
Evan Cheng218977b2010-07-13 19:27:42 +0000[diff] [blame]501
502 SDValue OptimizeVFPBrcond(SDValue Op, SelectionDAG &DAG) const;
Jim Grosbach5278eb82009-12-11 01:42:04 +0000[diff] [blame]503
Jim Grosbache801dc42009-12-12 01:40:06 +0000[diff] [blame]504 MachineBasicBlock *EmitAtomicCmpSwap(MachineInstr *MI,
505 MachineBasicBlock *BB,
506 unsigned Size) const;
507 MachineBasicBlock *EmitAtomicBinary(MachineInstr *MI,
508 MachineBasicBlock *BB,
509 unsigned Size,
510 unsigned BinOpcode) const;
Eli Friedman2bdffe42011-08-31 00:31:29 +0000[diff] [blame]511 MachineBasicBlock *EmitAtomicBinary64(MachineInstr *MI,
512 MachineBasicBlock *BB,
513 unsigned Op1,
514 unsigned Op2,
Eli Friedman4d3f3292011-08-31 17:52:22 +0000[diff] [blame]515 bool NeedsCarry = false,
516 bool IsCmpxchg = false) const;
Jim Grosbachf7da8822011-04-26 19:44:18 +0000[diff] [blame]517 MachineBasicBlock * EmitAtomicBinaryMinMax(MachineInstr *MI,
518 MachineBasicBlock *BB,
519 unsigned Size,
520 bool signExtend,
521 ARMCC::CondCodes Cond) const;
Jim Grosbach5278eb82009-12-11 01:42:04 +0000[diff] [blame]522
Bill Wendlingf1083d42011-10-07 22:08:37 +0000[diff] [blame]523 void EmitBasePointerRecalculation(MachineInstr *MI, MachineBasicBlock *MBB,
524 MachineBasicBlock *DispatchBB) const;
525
Bill Wendlinge29fa1d2011-10-06 22:18:16 +0000[diff] [blame]526 void SetupEntryBlockForSjLj(MachineInstr *MI,
527 MachineBasicBlock *MBB,
528 MachineBasicBlock *DispatchBB, int FI) const;
529
Bill Wendlingf7e4aef2011-10-03 21:25:38 +0000[diff] [blame]530 MachineBasicBlock *EmitSjLjDispatchBlock(MachineInstr *MI,
531 MachineBasicBlock *MBB) const;
532
Andrew Trick1c3af772011-04-23 03:55:32 +0000[diff] [blame]533 bool RemapAddSubWithFlags(MachineInstr *MI, MachineBasicBlock *BB) const;
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]534 };
Andrew Trick5adfba22011-04-23 03:24:11 +0000[diff] [blame]535
Owen Anderson36fa3ea2010-11-05 21:57:54 +0000[diff] [blame]536 enum NEONModImmType {
537 VMOVModImm,
538 VMVNModImm,
539 OtherModImm
540 };
Andrew Trick5adfba22011-04-23 03:24:11 +0000[diff] [blame]541
542
Eric Christopherab695882010-07-21 22:26:11 +0000[diff] [blame]543 namespace ARM {
544 FastISel *createFastISel(FunctionLoweringInfo &funcInfo);
545 }
Evan Chenga8e29892007-01-19 07:51:42 +0000[diff] [blame]546}
547
548#endif // ARMISELLOWERING_H