blob: 99a5673785d05640bd540302e27f47c3197c770a [file] [log] [blame]
Anton Korobeynikovf2c3e172009-05-03 12:57:15 +00001//===-- MSP430ISelLowering.cpp - MSP430 DAG Lowering Implementation ------===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10// This file implements the MSP430TargetLowering class.
11//
12//===----------------------------------------------------------------------===//
13
14#define DEBUG_TYPE "msp430-lower"
15
16#include "MSP430ISelLowering.h"
17#include "MSP430.h"
18#include "MSP430TargetMachine.h"
19#include "MSP430Subtarget.h"
20#include "llvm/DerivedTypes.h"
21#include "llvm/Function.h"
22#include "llvm/Intrinsics.h"
23#include "llvm/CallingConv.h"
24#include "llvm/GlobalVariable.h"
25#include "llvm/GlobalAlias.h"
26#include "llvm/CodeGen/CallingConvLower.h"
27#include "llvm/CodeGen/MachineFrameInfo.h"
28#include "llvm/CodeGen/MachineFunction.h"
29#include "llvm/CodeGen/MachineInstrBuilder.h"
30#include "llvm/CodeGen/MachineRegisterInfo.h"
31#include "llvm/CodeGen/SelectionDAGISel.h"
32#include "llvm/CodeGen/ValueTypes.h"
33#include "llvm/Support/Debug.h"
34#include "llvm/ADT/VectorExtras.h"
35using namespace llvm;
36
37MSP430TargetLowering::MSP430TargetLowering(MSP430TargetMachine &tm) :
38 TargetLowering(tm), Subtarget(*tm.getSubtargetImpl()), TM(tm) {
39
40 // Set up the register classes.
41 addRegisterClass(MVT::i16, MSP430::MSP430RegsRegisterClass);
42
43 // Compute derived properties from the register classes
44 computeRegisterProperties();
45}
46
47SDValue MSP430TargetLowering::
48LowerOperation(SDValue Op, SelectionDAG &DAG) {
49 switch (Op.getOpcode()) {
50 default:
51 assert(0 && "unimplemented operand");
52 return SDValue();
53 }
54}
55
56#include "MSP430GenCallingConv.inc"