blob: bd6afd9dc876d009d61f54ed48e1c7f2aad905af [file] [log] [blame]
Misha Brukmanf2ccb772004-08-17 04:55:41 +00001//===- PPC32.td - Describe the PowerPC Target Machine ------*- tablegen -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file was developed by the LLVM research group and is distributed under
6// the University of Illinois Open Source License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
9//
10//
11//===----------------------------------------------------------------------===//
12
13// Get the target-independent interfaces which we are implementing...
14//
15include "../Target.td"
16
17//===----------------------------------------------------------------------===//
18// Register File Description
19//===----------------------------------------------------------------------===//
20
21include "PPC32RegisterInfo.td"
22include "PowerPCInstrInfo.td"
23
24def PowerPCInstrInfo : InstrInfo {
25 let PHIInst = PHI;
26
27 let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
28 "Arg3Type", "Arg4Type", "VMX", "PPC64"];
29 let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
30}
31
32def PPC32 : Target {
33 // Pointers on PPC32 are 32-bits in size.
34 let PointerType = i32;
35
36 // According to the Mach-O Runtime ABI, these regs are nonvolatile across
37 // calls
38 let CalleeSavedRegisters = [R1, R13, R14, R15, R16, R17, R18, R19,
39 R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, F14, F15,
40 F16, F17, F18, F19, F20, F21, F22, F23, F24, F25, F26, F27, F28, F29,
41 F30, F31, CR2, CR3, CR4, LR];
42
43 // Pull in Instruction Info:
44 let InstructionSet = PowerPCInstrInfo;
45}