blob: 826c7a97f3b462bb5145960b09638ea7f5fdd69b [file] [log] [blame]
Duraid Madina9b9d45f2005-03-17 18:17:03 +00001//===- IA64InstrInfo.h - IA64 Instruction Information ----------*- C++ -*- ===//
Misha Brukman4633f1c2005-04-21 23:13:11 +00002//
Duraid Madina9b9d45f2005-03-17 18:17:03 +00003// The LLVM Compiler Infrastructure
4//
Chris Lattner4ee451d2007-12-29 20:36:04 +00005// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
Misha Brukman4633f1c2005-04-21 23:13:11 +00007//
Duraid Madina9b9d45f2005-03-17 18:17:03 +00008//===----------------------------------------------------------------------===//
9//
10// This file contains the IA64 implementation of the TargetInstrInfo class.
11//
12//===----------------------------------------------------------------------===//
13
14#ifndef IA64INSTRUCTIONINFO_H
15#define IA64INSTRUCTIONINFO_H
16
17#include "llvm/Target/TargetInstrInfo.h"
18#include "IA64RegisterInfo.h"
19
20namespace llvm {
21
Chris Lattner64105522008-01-01 01:03:04 +000022class IA64InstrInfo : public TargetInstrInfoImpl {
Duraid Madina9b9d45f2005-03-17 18:17:03 +000023 const IA64RegisterInfo RI;
24public:
25 IA64InstrInfo();
26
27 /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
28 /// such, whenever a client has an instance of instruction info, it should
29 /// always be able to get register info as well (through this method).
30 ///
31 virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
32
33 //
34 // Return true if the instruction is a register to register move and
35 // leave the source and dest operands in the passed parameters.
36 //
37 virtual bool isMoveInstr(const MachineInstr& MI,
38 unsigned& sourceReg,
39 unsigned& destReg) const;
Evan Chengb5cdaa22007-05-18 00:05:48 +000040 virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
41 MachineBasicBlock *FBB,
42 const std::vector<MachineOperand> &Cond) const;
Owen Andersond10fd972007-12-31 06:32:00 +000043 virtual void copyRegToReg(MachineBasicBlock &MBB,
44 MachineBasicBlock::iterator MI,
45 unsigned DestReg, unsigned SrcReg,
46 const TargetRegisterClass *DestRC,
47 const TargetRegisterClass *SrcRC) const;
Duraid Madina9b9d45f2005-03-17 18:17:03 +000048};
49
50} // End llvm namespace
51
52#endif
53