David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 1 | //===- ARMBaseInstrInfo.cpp - ARM Instruction Information -----------*- C++ -*-===// |
| 2 | // |
| 3 | // The LLVM Compiler Infrastructure |
| 4 | // |
| 5 | // This file is distributed under the University of Illinois Open Source |
| 6 | // License. See LICENSE.TXT for details. |
| 7 | // |
| 8 | //===----------------------------------------------------------------------===// |
| 9 | // |
| 10 | // This file contains the Base ARM implementation of the TargetInstrInfo class. |
| 11 | // |
| 12 | //===----------------------------------------------------------------------===// |
| 13 | |
| 14 | #include "ARMBaseInstrInfo.h" |
| 15 | #include "ARM.h" |
| 16 | #include "ARMAddressingModes.h" |
| 17 | #include "ARMGenInstrInfo.inc" |
| 18 | #include "ARMMachineFunctionInfo.h" |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 19 | #include "ARMRegisterInfo.h" |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 20 | #include "llvm/ADT/STLExtras.h" |
| 21 | #include "llvm/CodeGen/LiveVariables.h" |
| 22 | #include "llvm/CodeGen/MachineFrameInfo.h" |
| 23 | #include "llvm/CodeGen/MachineInstrBuilder.h" |
| 24 | #include "llvm/CodeGen/MachineJumpTableInfo.h" |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 25 | #include "llvm/CodeGen/MachineMemOperand.h" |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 26 | #include "llvm/CodeGen/MachineRegisterInfo.h" |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 27 | #include "llvm/CodeGen/PseudoSourceValue.h" |
Chris Lattner | af76e59 | 2009-08-22 20:48:53 +0000 | [diff] [blame] | 28 | #include "llvm/MC/MCAsmInfo.h" |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 29 | #include "llvm/Support/CommandLine.h" |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 30 | #include "llvm/Support/Debug.h" |
Torok Edwin | c25e758 | 2009-07-11 20:10:48 +0000 | [diff] [blame] | 31 | #include "llvm/Support/ErrorHandling.h" |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 32 | using namespace llvm; |
| 33 | |
| 34 | static cl::opt<bool> |
| 35 | EnableARM3Addr("enable-arm-3-addr-conv", cl::Hidden, |
| 36 | cl::desc("Enable ARM 2-addr to 3-addr conv")); |
| 37 | |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 38 | ARMBaseInstrInfo::ARMBaseInstrInfo(const ARMSubtarget& STI) |
| 39 | : TargetInstrInfoImpl(ARMInsts, array_lengthof(ARMInsts)), |
| 40 | Subtarget(STI) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 41 | } |
| 42 | |
| 43 | MachineInstr * |
| 44 | ARMBaseInstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI, |
| 45 | MachineBasicBlock::iterator &MBBI, |
| 46 | LiveVariables *LV) const { |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 47 | // FIXME: Thumb2 support. |
| 48 | |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 49 | if (!EnableARM3Addr) |
| 50 | return NULL; |
| 51 | |
| 52 | MachineInstr *MI = MBBI; |
| 53 | MachineFunction &MF = *MI->getParent()->getParent(); |
| 54 | unsigned TSFlags = MI->getDesc().TSFlags; |
| 55 | bool isPre = false; |
| 56 | switch ((TSFlags & ARMII::IndexModeMask) >> ARMII::IndexModeShift) { |
| 57 | default: return NULL; |
| 58 | case ARMII::IndexModePre: |
| 59 | isPre = true; |
| 60 | break; |
| 61 | case ARMII::IndexModePost: |
| 62 | break; |
| 63 | } |
| 64 | |
| 65 | // Try splitting an indexed load/store to an un-indexed one plus an add/sub |
| 66 | // operation. |
| 67 | unsigned MemOpc = getUnindexedOpcode(MI->getOpcode()); |
| 68 | if (MemOpc == 0) |
| 69 | return NULL; |
| 70 | |
| 71 | MachineInstr *UpdateMI = NULL; |
| 72 | MachineInstr *MemMI = NULL; |
| 73 | unsigned AddrMode = (TSFlags & ARMII::AddrModeMask); |
| 74 | const TargetInstrDesc &TID = MI->getDesc(); |
| 75 | unsigned NumOps = TID.getNumOperands(); |
| 76 | bool isLoad = !TID.mayStore(); |
| 77 | const MachineOperand &WB = isLoad ? MI->getOperand(1) : MI->getOperand(0); |
| 78 | const MachineOperand &Base = MI->getOperand(2); |
| 79 | const MachineOperand &Offset = MI->getOperand(NumOps-3); |
| 80 | unsigned WBReg = WB.getReg(); |
| 81 | unsigned BaseReg = Base.getReg(); |
| 82 | unsigned OffReg = Offset.getReg(); |
| 83 | unsigned OffImm = MI->getOperand(NumOps-2).getImm(); |
| 84 | ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NumOps-1).getImm(); |
| 85 | switch (AddrMode) { |
| 86 | default: |
| 87 | assert(false && "Unknown indexed op!"); |
| 88 | return NULL; |
| 89 | case ARMII::AddrMode2: { |
| 90 | bool isSub = ARM_AM::getAM2Op(OffImm) == ARM_AM::sub; |
| 91 | unsigned Amt = ARM_AM::getAM2Offset(OffImm); |
| 92 | if (OffReg == 0) { |
Evan Cheng | e7cbe41 | 2009-07-08 21:03:57 +0000 | [diff] [blame] | 93 | if (ARM_AM::getSOImmVal(Amt) == -1) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 94 | // Can't encode it in a so_imm operand. This transformation will |
| 95 | // add more than 1 instruction. Abandon! |
| 96 | return NULL; |
| 97 | UpdateMI = BuildMI(MF, MI->getDebugLoc(), |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 98 | get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) |
Evan Cheng | e7cbe41 | 2009-07-08 21:03:57 +0000 | [diff] [blame] | 99 | .addReg(BaseReg).addImm(Amt) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 100 | .addImm(Pred).addReg(0).addReg(0); |
| 101 | } else if (Amt != 0) { |
| 102 | ARM_AM::ShiftOpc ShOpc = ARM_AM::getAM2ShiftOpc(OffImm); |
| 103 | unsigned SOOpc = ARM_AM::getSORegOpc(ShOpc, Amt); |
| 104 | UpdateMI = BuildMI(MF, MI->getDebugLoc(), |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 105 | get(isSub ? ARM::SUBrs : ARM::ADDrs), WBReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 106 | .addReg(BaseReg).addReg(OffReg).addReg(0).addImm(SOOpc) |
| 107 | .addImm(Pred).addReg(0).addReg(0); |
| 108 | } else |
| 109 | UpdateMI = BuildMI(MF, MI->getDebugLoc(), |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 110 | get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 111 | .addReg(BaseReg).addReg(OffReg) |
| 112 | .addImm(Pred).addReg(0).addReg(0); |
| 113 | break; |
| 114 | } |
| 115 | case ARMII::AddrMode3 : { |
| 116 | bool isSub = ARM_AM::getAM3Op(OffImm) == ARM_AM::sub; |
| 117 | unsigned Amt = ARM_AM::getAM3Offset(OffImm); |
| 118 | if (OffReg == 0) |
| 119 | // Immediate is 8-bits. It's guaranteed to fit in a so_imm operand. |
| 120 | UpdateMI = BuildMI(MF, MI->getDebugLoc(), |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 121 | get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 122 | .addReg(BaseReg).addImm(Amt) |
| 123 | .addImm(Pred).addReg(0).addReg(0); |
| 124 | else |
| 125 | UpdateMI = BuildMI(MF, MI->getDebugLoc(), |
Evan Cheng | 78703dd | 2009-07-27 18:44:00 +0000 | [diff] [blame] | 126 | get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 127 | .addReg(BaseReg).addReg(OffReg) |
| 128 | .addImm(Pred).addReg(0).addReg(0); |
| 129 | break; |
| 130 | } |
| 131 | } |
| 132 | |
| 133 | std::vector<MachineInstr*> NewMIs; |
| 134 | if (isPre) { |
| 135 | if (isLoad) |
| 136 | MemMI = BuildMI(MF, MI->getDebugLoc(), |
| 137 | get(MemOpc), MI->getOperand(0).getReg()) |
| 138 | .addReg(WBReg).addReg(0).addImm(0).addImm(Pred); |
| 139 | else |
| 140 | MemMI = BuildMI(MF, MI->getDebugLoc(), |
| 141 | get(MemOpc)).addReg(MI->getOperand(1).getReg()) |
| 142 | .addReg(WBReg).addReg(0).addImm(0).addImm(Pred); |
| 143 | NewMIs.push_back(MemMI); |
| 144 | NewMIs.push_back(UpdateMI); |
| 145 | } else { |
| 146 | if (isLoad) |
| 147 | MemMI = BuildMI(MF, MI->getDebugLoc(), |
| 148 | get(MemOpc), MI->getOperand(0).getReg()) |
| 149 | .addReg(BaseReg).addReg(0).addImm(0).addImm(Pred); |
| 150 | else |
| 151 | MemMI = BuildMI(MF, MI->getDebugLoc(), |
| 152 | get(MemOpc)).addReg(MI->getOperand(1).getReg()) |
| 153 | .addReg(BaseReg).addReg(0).addImm(0).addImm(Pred); |
| 154 | if (WB.isDead()) |
| 155 | UpdateMI->getOperand(0).setIsDead(); |
| 156 | NewMIs.push_back(UpdateMI); |
| 157 | NewMIs.push_back(MemMI); |
| 158 | } |
| 159 | |
| 160 | // Transfer LiveVariables states, kill / dead info. |
| 161 | if (LV) { |
| 162 | for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { |
| 163 | MachineOperand &MO = MI->getOperand(i); |
| 164 | if (MO.isReg() && MO.getReg() && |
| 165 | TargetRegisterInfo::isVirtualRegister(MO.getReg())) { |
| 166 | unsigned Reg = MO.getReg(); |
| 167 | |
| 168 | LiveVariables::VarInfo &VI = LV->getVarInfo(Reg); |
| 169 | if (MO.isDef()) { |
| 170 | MachineInstr *NewMI = (Reg == WBReg) ? UpdateMI : MemMI; |
| 171 | if (MO.isDead()) |
| 172 | LV->addVirtualRegisterDead(Reg, NewMI); |
| 173 | } |
| 174 | if (MO.isUse() && MO.isKill()) { |
| 175 | for (unsigned j = 0; j < 2; ++j) { |
| 176 | // Look at the two new MI's in reverse order. |
| 177 | MachineInstr *NewMI = NewMIs[j]; |
| 178 | if (!NewMI->readsRegister(Reg)) |
| 179 | continue; |
| 180 | LV->addVirtualRegisterKilled(Reg, NewMI); |
| 181 | if (VI.removeKill(MI)) |
| 182 | VI.Kills.push_back(NewMI); |
| 183 | break; |
| 184 | } |
| 185 | } |
| 186 | } |
| 187 | } |
| 188 | } |
| 189 | |
| 190 | MFI->insert(MBBI, NewMIs[1]); |
| 191 | MFI->insert(MBBI, NewMIs[0]); |
| 192 | return NewMIs[0]; |
| 193 | } |
| 194 | |
| 195 | // Branch analysis. |
| 196 | bool |
| 197 | ARMBaseInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,MachineBasicBlock *&TBB, |
| 198 | MachineBasicBlock *&FBB, |
| 199 | SmallVectorImpl<MachineOperand> &Cond, |
| 200 | bool AllowModify) const { |
| 201 | // If the block has no terminators, it just falls into the block after it. |
| 202 | MachineBasicBlock::iterator I = MBB.end(); |
| 203 | if (I == MBB.begin() || !isUnpredicatedTerminator(--I)) |
| 204 | return false; |
| 205 | |
| 206 | // Get the last instruction in the block. |
| 207 | MachineInstr *LastInst = I; |
| 208 | |
| 209 | // If there is only one terminator instruction, process it. |
| 210 | unsigned LastOpc = LastInst->getOpcode(); |
| 211 | if (I == MBB.begin() || !isUnpredicatedTerminator(--I)) { |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 212 | if (isUncondBranchOpcode(LastOpc)) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 213 | TBB = LastInst->getOperand(0).getMBB(); |
| 214 | return false; |
| 215 | } |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 216 | if (isCondBranchOpcode(LastOpc)) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 217 | // Block ends with fall-through condbranch. |
| 218 | TBB = LastInst->getOperand(0).getMBB(); |
| 219 | Cond.push_back(LastInst->getOperand(1)); |
| 220 | Cond.push_back(LastInst->getOperand(2)); |
| 221 | return false; |
| 222 | } |
| 223 | return true; // Can't handle indirect branch. |
| 224 | } |
| 225 | |
| 226 | // Get the instruction before it if it is a terminator. |
| 227 | MachineInstr *SecondLastInst = I; |
| 228 | |
| 229 | // If there are three terminators, we don't know what sort of block this is. |
| 230 | if (SecondLastInst && I != MBB.begin() && isUnpredicatedTerminator(--I)) |
| 231 | return true; |
| 232 | |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 233 | // If the block ends with a B and a Bcc, handle it. |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 234 | unsigned SecondLastOpc = SecondLastInst->getOpcode(); |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 235 | if (isCondBranchOpcode(SecondLastOpc) && isUncondBranchOpcode(LastOpc)) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 236 | TBB = SecondLastInst->getOperand(0).getMBB(); |
| 237 | Cond.push_back(SecondLastInst->getOperand(1)); |
| 238 | Cond.push_back(SecondLastInst->getOperand(2)); |
| 239 | FBB = LastInst->getOperand(0).getMBB(); |
| 240 | return false; |
| 241 | } |
| 242 | |
| 243 | // If the block ends with two unconditional branches, handle it. The second |
| 244 | // one is not executed, so remove it. |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 245 | if (isUncondBranchOpcode(SecondLastOpc) && isUncondBranchOpcode(LastOpc)) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 246 | TBB = SecondLastInst->getOperand(0).getMBB(); |
| 247 | I = LastInst; |
| 248 | if (AllowModify) |
| 249 | I->eraseFromParent(); |
| 250 | return false; |
| 251 | } |
| 252 | |
| 253 | // ...likewise if it ends with a branch table followed by an unconditional |
| 254 | // branch. The branch folder can create these, and we must get rid of them for |
| 255 | // correctness of Thumb constant islands. |
Bob Wilson | 8d4de5a | 2009-10-28 18:26:41 +0000 | [diff] [blame] | 256 | if ((isJumpTableBranchOpcode(SecondLastOpc) || |
| 257 | isIndirectBranchOpcode(SecondLastOpc)) && |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 258 | isUncondBranchOpcode(LastOpc)) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 259 | I = LastInst; |
| 260 | if (AllowModify) |
| 261 | I->eraseFromParent(); |
| 262 | return true; |
| 263 | } |
| 264 | |
| 265 | // Otherwise, can't handle this. |
| 266 | return true; |
| 267 | } |
| 268 | |
| 269 | |
| 270 | unsigned ARMBaseInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 271 | MachineBasicBlock::iterator I = MBB.end(); |
| 272 | if (I == MBB.begin()) return 0; |
| 273 | --I; |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 274 | if (!isUncondBranchOpcode(I->getOpcode()) && |
| 275 | !isCondBranchOpcode(I->getOpcode())) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 276 | return 0; |
| 277 | |
| 278 | // Remove the branch. |
| 279 | I->eraseFromParent(); |
| 280 | |
| 281 | I = MBB.end(); |
| 282 | |
| 283 | if (I == MBB.begin()) return 1; |
| 284 | --I; |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 285 | if (!isCondBranchOpcode(I->getOpcode())) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 286 | return 1; |
| 287 | |
| 288 | // Remove the branch. |
| 289 | I->eraseFromParent(); |
| 290 | return 2; |
| 291 | } |
| 292 | |
| 293 | unsigned |
| 294 | ARMBaseInstrInfo::InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, |
| 295 | MachineBasicBlock *FBB, |
| 296 | const SmallVectorImpl<MachineOperand> &Cond) const { |
| 297 | // FIXME this should probably have a DebugLoc argument |
| 298 | DebugLoc dl = DebugLoc::getUnknownLoc(); |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 299 | |
| 300 | ARMFunctionInfo *AFI = MBB.getParent()->getInfo<ARMFunctionInfo>(); |
| 301 | int BOpc = !AFI->isThumbFunction() |
| 302 | ? ARM::B : (AFI->isThumb2Function() ? ARM::t2B : ARM::tB); |
| 303 | int BccOpc = !AFI->isThumbFunction() |
| 304 | ? ARM::Bcc : (AFI->isThumb2Function() ? ARM::t2Bcc : ARM::tBcc); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 305 | |
| 306 | // Shouldn't be a fall through. |
| 307 | assert(TBB && "InsertBranch must not be told to insert a fallthrough"); |
| 308 | assert((Cond.size() == 2 || Cond.size() == 0) && |
| 309 | "ARM branch conditions have two components!"); |
| 310 | |
| 311 | if (FBB == 0) { |
| 312 | if (Cond.empty()) // Unconditional branch? |
| 313 | BuildMI(&MBB, dl, get(BOpc)).addMBB(TBB); |
| 314 | else |
| 315 | BuildMI(&MBB, dl, get(BccOpc)).addMBB(TBB) |
| 316 | .addImm(Cond[0].getImm()).addReg(Cond[1].getReg()); |
| 317 | return 1; |
| 318 | } |
| 319 | |
| 320 | // Two-way conditional branch. |
| 321 | BuildMI(&MBB, dl, get(BccOpc)).addMBB(TBB) |
| 322 | .addImm(Cond[0].getImm()).addReg(Cond[1].getReg()); |
| 323 | BuildMI(&MBB, dl, get(BOpc)).addMBB(FBB); |
| 324 | return 2; |
| 325 | } |
| 326 | |
| 327 | bool ARMBaseInstrInfo:: |
| 328 | ReverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const { |
| 329 | ARMCC::CondCodes CC = (ARMCC::CondCodes)(int)Cond[0].getImm(); |
| 330 | Cond[0].setImm(ARMCC::getOppositeCondition(CC)); |
| 331 | return false; |
| 332 | } |
| 333 | |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 334 | bool ARMBaseInstrInfo:: |
| 335 | PredicateInstruction(MachineInstr *MI, |
| 336 | const SmallVectorImpl<MachineOperand> &Pred) const { |
| 337 | unsigned Opc = MI->getOpcode(); |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 338 | if (isUncondBranchOpcode(Opc)) { |
| 339 | MI->setDesc(get(getMatchingCondBranchOpcode(Opc))); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 340 | MI->addOperand(MachineOperand::CreateImm(Pred[0].getImm())); |
| 341 | MI->addOperand(MachineOperand::CreateReg(Pred[1].getReg(), false)); |
| 342 | return true; |
| 343 | } |
| 344 | |
| 345 | int PIdx = MI->findFirstPredOperandIdx(); |
| 346 | if (PIdx != -1) { |
| 347 | MachineOperand &PMO = MI->getOperand(PIdx); |
| 348 | PMO.setImm(Pred[0].getImm()); |
| 349 | MI->getOperand(PIdx+1).setReg(Pred[1].getReg()); |
| 350 | return true; |
| 351 | } |
| 352 | return false; |
| 353 | } |
| 354 | |
| 355 | bool ARMBaseInstrInfo:: |
| 356 | SubsumesPredicate(const SmallVectorImpl<MachineOperand> &Pred1, |
| 357 | const SmallVectorImpl<MachineOperand> &Pred2) const { |
| 358 | if (Pred1.size() > 2 || Pred2.size() > 2) |
| 359 | return false; |
| 360 | |
| 361 | ARMCC::CondCodes CC1 = (ARMCC::CondCodes)Pred1[0].getImm(); |
| 362 | ARMCC::CondCodes CC2 = (ARMCC::CondCodes)Pred2[0].getImm(); |
| 363 | if (CC1 == CC2) |
| 364 | return true; |
| 365 | |
| 366 | switch (CC1) { |
| 367 | default: |
| 368 | return false; |
| 369 | case ARMCC::AL: |
| 370 | return true; |
| 371 | case ARMCC::HS: |
| 372 | return CC2 == ARMCC::HI; |
| 373 | case ARMCC::LS: |
| 374 | return CC2 == ARMCC::LO || CC2 == ARMCC::EQ; |
| 375 | case ARMCC::GE: |
| 376 | return CC2 == ARMCC::GT; |
| 377 | case ARMCC::LE: |
| 378 | return CC2 == ARMCC::LT; |
| 379 | } |
| 380 | } |
| 381 | |
| 382 | bool ARMBaseInstrInfo::DefinesPredicate(MachineInstr *MI, |
| 383 | std::vector<MachineOperand> &Pred) const { |
Evan Cheng | 8fb9036 | 2009-08-08 03:20:32 +0000 | [diff] [blame] | 384 | // FIXME: This confuses implicit_def with optional CPSR def. |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 385 | const TargetInstrDesc &TID = MI->getDesc(); |
| 386 | if (!TID.getImplicitDefs() && !TID.hasOptionalDef()) |
| 387 | return false; |
| 388 | |
| 389 | bool Found = false; |
| 390 | for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { |
| 391 | const MachineOperand &MO = MI->getOperand(i); |
| 392 | if (MO.isReg() && MO.getReg() == ARM::CPSR) { |
| 393 | Pred.push_back(MO); |
| 394 | Found = true; |
| 395 | } |
| 396 | } |
| 397 | |
| 398 | return Found; |
| 399 | } |
| 400 | |
| 401 | |
| 402 | /// FIXME: Works around a gcc miscompilation with -fstrict-aliasing |
| 403 | static unsigned getNumJTEntries(const std::vector<MachineJumpTableEntry> &JT, |
| 404 | unsigned JTI) DISABLE_INLINE; |
| 405 | static unsigned getNumJTEntries(const std::vector<MachineJumpTableEntry> &JT, |
| 406 | unsigned JTI) { |
| 407 | return JT[JTI].MBBs.size(); |
| 408 | } |
| 409 | |
| 410 | /// GetInstSize - Return the size of the specified MachineInstr. |
| 411 | /// |
| 412 | unsigned ARMBaseInstrInfo::GetInstSizeInBytes(const MachineInstr *MI) const { |
| 413 | const MachineBasicBlock &MBB = *MI->getParent(); |
| 414 | const MachineFunction *MF = MBB.getParent(); |
Chris Lattner | 33adcfb | 2009-08-22 21:43:10 +0000 | [diff] [blame] | 415 | const MCAsmInfo *MAI = MF->getTarget().getMCAsmInfo(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 416 | |
| 417 | // Basic size info comes from the TSFlags field. |
| 418 | const TargetInstrDesc &TID = MI->getDesc(); |
| 419 | unsigned TSFlags = TID.TSFlags; |
| 420 | |
Evan Cheng | a0ee862 | 2009-07-31 22:22:22 +0000 | [diff] [blame] | 421 | unsigned Opc = MI->getOpcode(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 422 | switch ((TSFlags & ARMII::SizeMask) >> ARMII::SizeShift) { |
| 423 | default: { |
| 424 | // If this machine instr is an inline asm, measure it. |
| 425 | if (MI->getOpcode() == ARM::INLINEASM) |
Chris Lattner | 33adcfb | 2009-08-22 21:43:10 +0000 | [diff] [blame] | 426 | return getInlineAsmLength(MI->getOperand(0).getSymbolName(), *MAI); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 427 | if (MI->isLabel()) |
| 428 | return 0; |
Evan Cheng | a0ee862 | 2009-07-31 22:22:22 +0000 | [diff] [blame] | 429 | switch (Opc) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 430 | default: |
Torok Edwin | c23197a | 2009-07-14 16:55:14 +0000 | [diff] [blame] | 431 | llvm_unreachable("Unknown or unset size field for instr!"); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 432 | case TargetInstrInfo::IMPLICIT_DEF: |
Jakob Stoklund Olesen | 26207e5 | 2009-09-28 20:32:26 +0000 | [diff] [blame] | 433 | case TargetInstrInfo::KILL: |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 434 | case TargetInstrInfo::DBG_LABEL: |
| 435 | case TargetInstrInfo::EH_LABEL: |
| 436 | return 0; |
| 437 | } |
| 438 | break; |
| 439 | } |
Evan Cheng | 7894762 | 2009-07-24 18:20:44 +0000 | [diff] [blame] | 440 | case ARMII::Size8Bytes: return 8; // ARM instruction x 2. |
| 441 | case ARMII::Size4Bytes: return 4; // ARM / Thumb2 instruction. |
| 442 | case ARMII::Size2Bytes: return 2; // Thumb1 instruction. |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 443 | case ARMII::SizeSpecial: { |
Evan Cheng | a0ee862 | 2009-07-31 22:22:22 +0000 | [diff] [blame] | 444 | switch (Opc) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 445 | case ARM::CONSTPOOL_ENTRY: |
| 446 | // If this machine instr is a constant pool entry, its size is recorded as |
| 447 | // operand #2. |
| 448 | return MI->getOperand(2).getImm(); |
Evan Cheng | 7894762 | 2009-07-24 18:20:44 +0000 | [diff] [blame] | 449 | case ARM::Int_eh_sjlj_setjmp: |
Jim Grosbach | cdc17eb | 2009-08-11 17:08:15 +0000 | [diff] [blame] | 450 | return 24; |
Jim Grosbach | 5aa1684 | 2009-08-11 19:42:21 +0000 | [diff] [blame] | 451 | case ARM::t2Int_eh_sjlj_setjmp: |
| 452 | return 20; |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 453 | case ARM::BR_JTr: |
| 454 | case ARM::BR_JTm: |
| 455 | case ARM::BR_JTadd: |
Evan Cheng | a0ee862 | 2009-07-31 22:22:22 +0000 | [diff] [blame] | 456 | case ARM::tBR_JTr: |
Evan Cheng | d26b14c | 2009-07-31 18:28:05 +0000 | [diff] [blame] | 457 | case ARM::t2BR_JT: |
| 458 | case ARM::t2TBB: |
| 459 | case ARM::t2TBH: { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 460 | // These are jumptable branches, i.e. a branch followed by an inlined |
Evan Cheng | d26b14c | 2009-07-31 18:28:05 +0000 | [diff] [blame] | 461 | // jumptable. The size is 4 + 4 * number of entries. For TBB, each |
| 462 | // entry is one byte; TBH two byte each. |
Evan Cheng | a0ee862 | 2009-07-31 22:22:22 +0000 | [diff] [blame] | 463 | unsigned EntrySize = (Opc == ARM::t2TBB) |
| 464 | ? 1 : ((Opc == ARM::t2TBH) ? 2 : 4); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 465 | unsigned NumOps = TID.getNumOperands(); |
| 466 | MachineOperand JTOP = |
| 467 | MI->getOperand(NumOps - (TID.isPredicable() ? 3 : 2)); |
| 468 | unsigned JTI = JTOP.getIndex(); |
| 469 | const MachineJumpTableInfo *MJTI = MF->getJumpTableInfo(); |
| 470 | const std::vector<MachineJumpTableEntry> &JT = MJTI->getJumpTables(); |
| 471 | assert(JTI < JT.size()); |
| 472 | // Thumb instructions are 2 byte aligned, but JT entries are 4 byte |
| 473 | // 4 aligned. The assembler / linker may add 2 byte padding just before |
| 474 | // the JT entries. The size does not include this padding; the |
| 475 | // constant islands pass does separate bookkeeping for it. |
| 476 | // FIXME: If we know the size of the function is less than (1 << 16) *2 |
| 477 | // bytes, we can use 16-bit entries instead. Then there won't be an |
| 478 | // alignment issue. |
Evan Cheng | 25f7cfc | 2009-08-01 06:13:52 +0000 | [diff] [blame] | 479 | unsigned InstSize = (Opc == ARM::tBR_JTr || Opc == ARM::t2BR_JT) ? 2 : 4; |
| 480 | unsigned NumEntries = getNumJTEntries(JT, JTI); |
| 481 | if (Opc == ARM::t2TBB && (NumEntries & 1)) |
| 482 | // Make sure the instruction that follows TBB is 2-byte aligned. |
| 483 | // FIXME: Constant island pass should insert an "ALIGN" instruction |
| 484 | // instead. |
| 485 | ++NumEntries; |
| 486 | return NumEntries * EntrySize + InstSize; |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 487 | } |
| 488 | default: |
| 489 | // Otherwise, pseudo-instruction sizes are zero. |
| 490 | return 0; |
| 491 | } |
| 492 | } |
| 493 | } |
| 494 | return 0; // Not reached |
| 495 | } |
| 496 | |
| 497 | /// Return true if the instruction is a register to register move and |
| 498 | /// leave the source and dest operands in the passed parameters. |
| 499 | /// |
| 500 | bool |
| 501 | ARMBaseInstrInfo::isMoveInstr(const MachineInstr &MI, |
| 502 | unsigned &SrcReg, unsigned &DstReg, |
| 503 | unsigned& SrcSubIdx, unsigned& DstSubIdx) const { |
| 504 | SrcSubIdx = DstSubIdx = 0; // No sub-registers. |
| 505 | |
Evan Cheng | 68e3c6a | 2009-07-27 00:05:15 +0000 | [diff] [blame] | 506 | switch (MI.getOpcode()) { |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 507 | default: break; |
Evan Cheng | 68e3c6a | 2009-07-27 00:05:15 +0000 | [diff] [blame] | 508 | case ARM::FCPYS: |
| 509 | case ARM::FCPYD: |
| 510 | case ARM::VMOVD: |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 511 | case ARM::VMOVQ: { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 512 | SrcReg = MI.getOperand(1).getReg(); |
| 513 | DstReg = MI.getOperand(0).getReg(); |
| 514 | return true; |
| 515 | } |
Evan Cheng | 68e3c6a | 2009-07-27 00:05:15 +0000 | [diff] [blame] | 516 | case ARM::MOVr: |
| 517 | case ARM::tMOVr: |
| 518 | case ARM::tMOVgpr2tgpr: |
| 519 | case ARM::tMOVtgpr2gpr: |
| 520 | case ARM::tMOVgpr2gpr: |
| 521 | case ARM::t2MOVr: { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 522 | assert(MI.getDesc().getNumOperands() >= 2 && |
| 523 | MI.getOperand(0).isReg() && |
| 524 | MI.getOperand(1).isReg() && |
| 525 | "Invalid ARM MOV instruction"); |
| 526 | SrcReg = MI.getOperand(1).getReg(); |
| 527 | DstReg = MI.getOperand(0).getReg(); |
| 528 | return true; |
| 529 | } |
Evan Cheng | 68e3c6a | 2009-07-27 00:05:15 +0000 | [diff] [blame] | 530 | } |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 531 | |
| 532 | return false; |
| 533 | } |
| 534 | |
Jim Grosbach | 764ab52 | 2009-08-11 15:33:49 +0000 | [diff] [blame] | 535 | unsigned |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 536 | ARMBaseInstrInfo::isLoadFromStackSlot(const MachineInstr *MI, |
| 537 | int &FrameIndex) const { |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 538 | switch (MI->getOpcode()) { |
| 539 | default: break; |
| 540 | case ARM::LDR: |
| 541 | case ARM::t2LDRs: // FIXME: don't use t2LDRs to access frame. |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 542 | if (MI->getOperand(1).isFI() && |
| 543 | MI->getOperand(2).isReg() && |
| 544 | MI->getOperand(3).isImm() && |
| 545 | MI->getOperand(2).getReg() == 0 && |
| 546 | MI->getOperand(3).getImm() == 0) { |
| 547 | FrameIndex = MI->getOperand(1).getIndex(); |
| 548 | return MI->getOperand(0).getReg(); |
| 549 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 550 | break; |
| 551 | case ARM::t2LDRi12: |
| 552 | case ARM::tRestore: |
David Goodwin | 5ff58b5 | 2009-07-24 00:16:18 +0000 | [diff] [blame] | 553 | if (MI->getOperand(1).isFI() && |
| 554 | MI->getOperand(2).isImm() && |
| 555 | MI->getOperand(2).getImm() == 0) { |
| 556 | FrameIndex = MI->getOperand(1).getIndex(); |
| 557 | return MI->getOperand(0).getReg(); |
| 558 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 559 | break; |
| 560 | case ARM::FLDD: |
| 561 | case ARM::FLDS: |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 562 | if (MI->getOperand(1).isFI() && |
| 563 | MI->getOperand(2).isImm() && |
| 564 | MI->getOperand(2).getImm() == 0) { |
| 565 | FrameIndex = MI->getOperand(1).getIndex(); |
| 566 | return MI->getOperand(0).getReg(); |
| 567 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 568 | break; |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 569 | } |
| 570 | |
| 571 | return 0; |
| 572 | } |
| 573 | |
| 574 | unsigned |
| 575 | ARMBaseInstrInfo::isStoreToStackSlot(const MachineInstr *MI, |
| 576 | int &FrameIndex) const { |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 577 | switch (MI->getOpcode()) { |
| 578 | default: break; |
| 579 | case ARM::STR: |
| 580 | case ARM::t2STRs: // FIXME: don't use t2STRs to access frame. |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 581 | if (MI->getOperand(1).isFI() && |
| 582 | MI->getOperand(2).isReg() && |
| 583 | MI->getOperand(3).isImm() && |
| 584 | MI->getOperand(2).getReg() == 0 && |
| 585 | MI->getOperand(3).getImm() == 0) { |
| 586 | FrameIndex = MI->getOperand(1).getIndex(); |
| 587 | return MI->getOperand(0).getReg(); |
| 588 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 589 | break; |
| 590 | case ARM::t2STRi12: |
| 591 | case ARM::tSpill: |
David Goodwin | 5ff58b5 | 2009-07-24 00:16:18 +0000 | [diff] [blame] | 592 | if (MI->getOperand(1).isFI() && |
| 593 | MI->getOperand(2).isImm() && |
| 594 | MI->getOperand(2).getImm() == 0) { |
| 595 | FrameIndex = MI->getOperand(1).getIndex(); |
| 596 | return MI->getOperand(0).getReg(); |
| 597 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 598 | break; |
| 599 | case ARM::FSTD: |
Evan Cheng | 1d2426c | 2009-08-07 19:30:41 +0000 | [diff] [blame] | 600 | case ARM::FSTS: |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 601 | if (MI->getOperand(1).isFI() && |
| 602 | MI->getOperand(2).isImm() && |
| 603 | MI->getOperand(2).getImm() == 0) { |
| 604 | FrameIndex = MI->getOperand(1).getIndex(); |
| 605 | return MI->getOperand(0).getReg(); |
| 606 | } |
Evan Cheng | dced03f | 2009-07-27 00:24:36 +0000 | [diff] [blame] | 607 | break; |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 608 | } |
| 609 | |
| 610 | return 0; |
| 611 | } |
| 612 | |
| 613 | bool |
| 614 | ARMBaseInstrInfo::copyRegToReg(MachineBasicBlock &MBB, |
| 615 | MachineBasicBlock::iterator I, |
| 616 | unsigned DestReg, unsigned SrcReg, |
| 617 | const TargetRegisterClass *DestRC, |
| 618 | const TargetRegisterClass *SrcRC) const { |
| 619 | DebugLoc DL = DebugLoc::getUnknownLoc(); |
| 620 | if (I != MBB.end()) DL = I->getDebugLoc(); |
| 621 | |
| 622 | if (DestRC != SrcRC) { |
Anton Korobeynikov | 6ca0b9e | 2009-09-08 15:22:32 +0000 | [diff] [blame] | 623 | // Allow DPR / DPR_VFP2 / DPR_8 cross-class copies |
Anton Korobeynikov | e56f908 | 2009-09-12 22:21:08 +0000 | [diff] [blame] | 624 | // Allow QPR / QPR_VFP2 cross-class copies |
Anton Korobeynikov | 6ca0b9e | 2009-09-08 15:22:32 +0000 | [diff] [blame] | 625 | if (DestRC == ARM::DPRRegisterClass) { |
| 626 | if (SrcRC == ARM::DPR_VFP2RegisterClass || |
| 627 | SrcRC == ARM::DPR_8RegisterClass) { |
| 628 | } else |
| 629 | return false; |
| 630 | } else if (DestRC == ARM::DPR_VFP2RegisterClass) { |
| 631 | if (SrcRC == ARM::DPRRegisterClass || |
| 632 | SrcRC == ARM::DPR_8RegisterClass) { |
| 633 | } else |
| 634 | return false; |
| 635 | } else if (DestRC == ARM::DPR_8RegisterClass) { |
| 636 | if (SrcRC == ARM::DPRRegisterClass || |
| 637 | SrcRC == ARM::DPR_VFP2RegisterClass) { |
| 638 | } else |
| 639 | return false; |
Anton Korobeynikov | e56f908 | 2009-09-12 22:21:08 +0000 | [diff] [blame] | 640 | } else if ((DestRC == ARM::QPRRegisterClass && |
| 641 | SrcRC == ARM::QPR_VFP2RegisterClass) || |
| 642 | (DestRC == ARM::QPR_VFP2RegisterClass && |
| 643 | SrcRC == ARM::QPRRegisterClass)) { |
Anton Korobeynikov | 6ca0b9e | 2009-09-08 15:22:32 +0000 | [diff] [blame] | 644 | } else |
David Goodwin | 7bfdca0 | 2009-08-05 21:02:22 +0000 | [diff] [blame] | 645 | return false; |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 646 | } |
| 647 | |
David Goodwin | 7bfdca0 | 2009-08-05 21:02:22 +0000 | [diff] [blame] | 648 | if (DestRC == ARM::GPRRegisterClass) { |
Evan Cheng | 08b93c6 | 2009-07-27 00:33:08 +0000 | [diff] [blame] | 649 | AddDefaultCC(AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::MOVr), |
Evan Cheng | dd6f632 | 2009-07-11 06:37:27 +0000 | [diff] [blame] | 650 | DestReg).addReg(SrcReg))); |
David Goodwin | 7bfdca0 | 2009-08-05 21:02:22 +0000 | [diff] [blame] | 651 | } else if (DestRC == ARM::SPRRegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 652 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FCPYS), DestReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 653 | .addReg(SrcReg)); |
Anton Korobeynikov | f95215f | 2009-11-02 00:10:38 +0000 | [diff] [blame^] | 654 | } else if (DestRC == ARM::DPR_VFP2RegisterClass || |
| 655 | DestRC == ARM::DPR_8RegisterClass || |
| 656 | SrcRC == ARM::DPR_VFP2RegisterClass || |
| 657 | SrcRC == ARM::DPR_8RegisterClass) { |
| 658 | // Always use neon reg-reg move if source or dest is NEON-only regclass. |
| 659 | BuildMI(MBB, I, DL, get(ARM::VMOVD), DestReg).addReg(SrcReg); |
| 660 | } else if (DestRC == ARM::DPRRegisterClass) { |
| 661 | const ARMBaseRegisterInfo* TRI = &getRegisterInfo(); |
| 662 | |
| 663 | // Find the Machine Instruction which defines SrcReg. |
| 664 | MachineBasicBlock::iterator J = (I == MBB.begin() ? I : prior(I)); |
| 665 | while (J != MBB.begin()) { |
| 666 | if (J->modifiesRegister(SrcReg, TRI)) |
| 667 | break; |
| 668 | --J; |
| 669 | } |
| 670 | |
| 671 | unsigned Domain; |
| 672 | if (J->modifiesRegister(SrcReg, TRI)) { |
| 673 | Domain = J->getDesc().TSFlags & ARMII::DomainMask; |
| 674 | // Instructions in general domain are subreg accesses. |
| 675 | // Map them to NEON reg-reg moves. |
| 676 | if (Domain == ARMII::DomainGeneral) |
| 677 | Domain = ARMII::DomainNEON; |
| 678 | } else { |
| 679 | // We reached the beginning of the BB and found no instruction defining |
| 680 | // the reg. This means that register should be live-in for this BB. |
| 681 | // It's always to better to use NEON reg-reg moves. |
| 682 | Domain = ARMII::DomainNEON; |
| 683 | } |
| 684 | |
| 685 | if ((Domain & ARMII::DomainNEON) && getSubtarget().hasNEON()) { |
| 686 | BuildMI(MBB, I, DL, get(ARM::VMOVQ), DestReg).addReg(SrcReg); |
| 687 | } else { |
| 688 | assert((Domain & ARMII::DomainVFP || |
| 689 | !getSubtarget().hasNEON()) && "Invalid domain!"); |
| 690 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FCPYD), DestReg) |
| 691 | .addReg(SrcReg)); |
| 692 | } |
Anton Korobeynikov | e56f908 | 2009-09-12 22:21:08 +0000 | [diff] [blame] | 693 | } else if (DestRC == ARM::QPRRegisterClass || |
| 694 | DestRC == ARM::QPR_VFP2RegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 695 | BuildMI(MBB, I, DL, get(ARM::VMOVQ), DestReg).addReg(SrcReg); |
David Goodwin | 7bfdca0 | 2009-08-05 21:02:22 +0000 | [diff] [blame] | 696 | } else { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 697 | return false; |
David Goodwin | 7bfdca0 | 2009-08-05 21:02:22 +0000 | [diff] [blame] | 698 | } |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 699 | |
| 700 | return true; |
| 701 | } |
| 702 | |
| 703 | void ARMBaseInstrInfo:: |
| 704 | storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, |
| 705 | unsigned SrcReg, bool isKill, int FI, |
| 706 | const TargetRegisterClass *RC) const { |
| 707 | DebugLoc DL = DebugLoc::getUnknownLoc(); |
| 708 | if (I != MBB.end()) DL = I->getDebugLoc(); |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 709 | MachineFunction &MF = *MBB.getParent(); |
| 710 | MachineFrameInfo &MFI = *MF.getFrameInfo(); |
| 711 | |
| 712 | MachineMemOperand *MMO = |
Evan Cheng | ff89dcb | 2009-10-18 18:16:27 +0000 | [diff] [blame] | 713 | MF.getMachineMemOperand(PseudoSourceValue::getFixedStack(FI), |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 714 | MachineMemOperand::MOStore, 0, |
| 715 | MFI.getObjectSize(FI), |
| 716 | MFI.getObjectAlignment(FI)); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 717 | |
| 718 | if (RC == ARM::GPRRegisterClass) { |
Evan Cheng | 5732ca0 | 2009-07-27 03:14:20 +0000 | [diff] [blame] | 719 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::STR)) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 720 | .addReg(SrcReg, getKillRegState(isKill)) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 721 | .addFrameIndex(FI).addReg(0).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | 6ca0b9e | 2009-09-08 15:22:32 +0000 | [diff] [blame] | 722 | } else if (RC == ARM::DPRRegisterClass || |
| 723 | RC == ARM::DPR_VFP2RegisterClass || |
| 724 | RC == ARM::DPR_8RegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 725 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FSTD)) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 726 | .addReg(SrcReg, getKillRegState(isKill)) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 727 | .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 728 | } else if (RC == ARM::SPRRegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 729 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FSTS)) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 730 | .addReg(SrcReg, getKillRegState(isKill)) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 731 | .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 732 | } else { |
Anton Korobeynikov | e56f908 | 2009-09-12 22:21:08 +0000 | [diff] [blame] | 733 | assert((RC == ARM::QPRRegisterClass || |
| 734 | RC == ARM::QPR_VFP2RegisterClass) && "Unknown regclass!"); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 735 | // FIXME: Neon instructions should support predicates |
| 736 | BuildMI(MBB, I, DL, get(ARM::VSTRQ)).addReg(SrcReg, getKillRegState(isKill)) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 737 | .addFrameIndex(FI).addImm(0).addMemOperand(MMO); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 738 | } |
| 739 | } |
| 740 | |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 741 | void ARMBaseInstrInfo:: |
| 742 | loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, |
| 743 | unsigned DestReg, int FI, |
| 744 | const TargetRegisterClass *RC) const { |
| 745 | DebugLoc DL = DebugLoc::getUnknownLoc(); |
| 746 | if (I != MBB.end()) DL = I->getDebugLoc(); |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 747 | MachineFunction &MF = *MBB.getParent(); |
| 748 | MachineFrameInfo &MFI = *MF.getFrameInfo(); |
| 749 | |
| 750 | MachineMemOperand *MMO = |
Evan Cheng | ff89dcb | 2009-10-18 18:16:27 +0000 | [diff] [blame] | 751 | MF.getMachineMemOperand(PseudoSourceValue::getFixedStack(FI), |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 752 | MachineMemOperand::MOLoad, 0, |
| 753 | MFI.getObjectSize(FI), |
| 754 | MFI.getObjectAlignment(FI)); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 755 | |
| 756 | if (RC == ARM::GPRRegisterClass) { |
Evan Cheng | 5732ca0 | 2009-07-27 03:14:20 +0000 | [diff] [blame] | 757 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::LDR), DestReg) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 758 | .addFrameIndex(FI).addReg(0).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | 6ca0b9e | 2009-09-08 15:22:32 +0000 | [diff] [blame] | 759 | } else if (RC == ARM::DPRRegisterClass || |
| 760 | RC == ARM::DPR_VFP2RegisterClass || |
| 761 | RC == ARM::DPR_8RegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 762 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FLDD), DestReg) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 763 | .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 764 | } else if (RC == ARM::SPRRegisterClass) { |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 765 | AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::FLDS), DestReg) |
Anton Korobeynikov | 249fb33 | 2009-10-07 00:06:35 +0000 | [diff] [blame] | 766 | .addFrameIndex(FI).addImm(0).addMemOperand(MMO)); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 767 | } else { |
Anton Korobeynikov | e56f908 | 2009-09-12 22:21:08 +0000 | [diff] [blame] | 768 | assert((RC == ARM::QPRRegisterClass || |
| 769 | RC == ARM::QPR_VFP2RegisterClass) && "Unknown regclass!"); |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 770 | // FIXME: Neon instructions should support predicates |
Evan Cheng | 5a850be | 2009-10-24 02:07:42 +0000 | [diff] [blame] | 771 | BuildMI(MBB, I, DL, get(ARM::VLDRQ), DestReg).addFrameIndex(FI).addImm(0). |
| 772 | addMemOperand(MMO); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 773 | } |
| 774 | } |
| 775 | |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 776 | MachineInstr *ARMBaseInstrInfo:: |
| 777 | foldMemoryOperandImpl(MachineFunction &MF, MachineInstr *MI, |
| 778 | const SmallVectorImpl<unsigned> &Ops, int FI) const { |
| 779 | if (Ops.size() != 1) return NULL; |
| 780 | |
| 781 | unsigned OpNum = Ops[0]; |
| 782 | unsigned Opc = MI->getOpcode(); |
| 783 | MachineInstr *NewMI = NULL; |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 784 | if (Opc == ARM::MOVr || Opc == ARM::t2MOVr) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 785 | // If it is updating CPSR, then it cannot be folded. |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 786 | if (MI->getOperand(4).getReg() == ARM::CPSR && !MI->getOperand(4).isDead()) |
| 787 | return NULL; |
| 788 | unsigned Pred = MI->getOperand(2).getImm(); |
| 789 | unsigned PredReg = MI->getOperand(3).getReg(); |
| 790 | if (OpNum == 0) { // move -> store |
| 791 | unsigned SrcReg = MI->getOperand(1).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 792 | unsigned SrcSubReg = MI->getOperand(1).getSubReg(); |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 793 | bool isKill = MI->getOperand(1).isKill(); |
| 794 | bool isUndef = MI->getOperand(1).isUndef(); |
| 795 | if (Opc == ARM::MOVr) |
| 796 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::STR)) |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 797 | .addReg(SrcReg, |
| 798 | getKillRegState(isKill) | getUndefRegState(isUndef), |
| 799 | SrcSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 800 | .addFrameIndex(FI).addReg(0).addImm(0).addImm(Pred).addReg(PredReg); |
| 801 | else // ARM::t2MOVr |
| 802 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::t2STRi12)) |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 803 | .addReg(SrcReg, |
| 804 | getKillRegState(isKill) | getUndefRegState(isUndef), |
| 805 | SrcSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 806 | .addFrameIndex(FI).addImm(0).addImm(Pred).addReg(PredReg); |
| 807 | } else { // move -> load |
| 808 | unsigned DstReg = MI->getOperand(0).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 809 | unsigned DstSubReg = MI->getOperand(0).getSubReg(); |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 810 | bool isDead = MI->getOperand(0).isDead(); |
| 811 | bool isUndef = MI->getOperand(0).isUndef(); |
| 812 | if (Opc == ARM::MOVr) |
| 813 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::LDR)) |
| 814 | .addReg(DstReg, |
| 815 | RegState::Define | |
| 816 | getDeadRegState(isDead) | |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 817 | getUndefRegState(isUndef), DstSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 818 | .addFrameIndex(FI).addReg(0).addImm(0).addImm(Pred).addReg(PredReg); |
| 819 | else // ARM::t2MOVr |
| 820 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::t2LDRi12)) |
| 821 | .addReg(DstReg, |
| 822 | RegState::Define | |
| 823 | getDeadRegState(isDead) | |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 824 | getUndefRegState(isUndef), DstSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 825 | .addFrameIndex(FI).addImm(0).addImm(Pred).addReg(PredReg); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 826 | } |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 827 | } else if (Opc == ARM::tMOVgpr2gpr || |
| 828 | Opc == ARM::tMOVtgpr2gpr || |
| 829 | Opc == ARM::tMOVgpr2tgpr) { |
| 830 | if (OpNum == 0) { // move -> store |
| 831 | unsigned SrcReg = MI->getOperand(1).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 832 | unsigned SrcSubReg = MI->getOperand(1).getSubReg(); |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 833 | bool isKill = MI->getOperand(1).isKill(); |
| 834 | bool isUndef = MI->getOperand(1).isUndef(); |
| 835 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::t2STRi12)) |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 836 | .addReg(SrcReg, |
| 837 | getKillRegState(isKill) | getUndefRegState(isUndef), |
| 838 | SrcSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 839 | .addFrameIndex(FI).addImm(0).addImm(ARMCC::AL).addReg(0); |
| 840 | } else { // move -> load |
| 841 | unsigned DstReg = MI->getOperand(0).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 842 | unsigned DstSubReg = MI->getOperand(0).getSubReg(); |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 843 | bool isDead = MI->getOperand(0).isDead(); |
| 844 | bool isUndef = MI->getOperand(0).isUndef(); |
| 845 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::t2LDRi12)) |
| 846 | .addReg(DstReg, |
| 847 | RegState::Define | |
| 848 | getDeadRegState(isDead) | |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 849 | getUndefRegState(isUndef), |
| 850 | DstSubReg) |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 851 | .addFrameIndex(FI).addImm(0).addImm(ARMCC::AL).addReg(0); |
| 852 | } |
| 853 | } else if (Opc == ARM::FCPYS) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 854 | unsigned Pred = MI->getOperand(2).getImm(); |
| 855 | unsigned PredReg = MI->getOperand(3).getReg(); |
| 856 | if (OpNum == 0) { // move -> store |
| 857 | unsigned SrcReg = MI->getOperand(1).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 858 | unsigned SrcSubReg = MI->getOperand(1).getSubReg(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 859 | bool isKill = MI->getOperand(1).isKill(); |
| 860 | bool isUndef = MI->getOperand(1).isUndef(); |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 861 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::FSTS)) |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 862 | .addReg(SrcReg, getKillRegState(isKill) | getUndefRegState(isUndef), |
| 863 | SrcSubReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 864 | .addFrameIndex(FI) |
| 865 | .addImm(0).addImm(Pred).addReg(PredReg); |
| 866 | } else { // move -> load |
| 867 | unsigned DstReg = MI->getOperand(0).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 868 | unsigned DstSubReg = MI->getOperand(0).getSubReg(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 869 | bool isDead = MI->getOperand(0).isDead(); |
| 870 | bool isUndef = MI->getOperand(0).isUndef(); |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 871 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::FLDS)) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 872 | .addReg(DstReg, |
| 873 | RegState::Define | |
| 874 | getDeadRegState(isDead) | |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 875 | getUndefRegState(isUndef), |
| 876 | DstSubReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 877 | .addFrameIndex(FI).addImm(0).addImm(Pred).addReg(PredReg); |
| 878 | } |
| 879 | } |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 880 | else if (Opc == ARM::FCPYD) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 881 | unsigned Pred = MI->getOperand(2).getImm(); |
| 882 | unsigned PredReg = MI->getOperand(3).getReg(); |
| 883 | if (OpNum == 0) { // move -> store |
| 884 | unsigned SrcReg = MI->getOperand(1).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 885 | unsigned SrcSubReg = MI->getOperand(1).getSubReg(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 886 | bool isKill = MI->getOperand(1).isKill(); |
| 887 | bool isUndef = MI->getOperand(1).isUndef(); |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 888 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::FSTD)) |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 889 | .addReg(SrcReg, |
| 890 | getKillRegState(isKill) | getUndefRegState(isUndef), |
| 891 | SrcSubReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 892 | .addFrameIndex(FI).addImm(0).addImm(Pred).addReg(PredReg); |
| 893 | } else { // move -> load |
| 894 | unsigned DstReg = MI->getOperand(0).getReg(); |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 895 | unsigned DstSubReg = MI->getOperand(0).getSubReg(); |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 896 | bool isDead = MI->getOperand(0).isDead(); |
| 897 | bool isUndef = MI->getOperand(0).isUndef(); |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 898 | NewMI = BuildMI(MF, MI->getDebugLoc(), get(ARM::FLDD)) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 899 | .addReg(DstReg, |
| 900 | RegState::Define | |
| 901 | getDeadRegState(isDead) | |
Evan Cheng | ed3ad21 | 2009-10-25 07:52:27 +0000 | [diff] [blame] | 902 | getUndefRegState(isUndef), |
| 903 | DstSubReg) |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 904 | .addFrameIndex(FI).addImm(0).addImm(Pred).addReg(PredReg); |
| 905 | } |
| 906 | } |
| 907 | |
| 908 | return NewMI; |
| 909 | } |
| 910 | |
Jim Grosbach | 764ab52 | 2009-08-11 15:33:49 +0000 | [diff] [blame] | 911 | MachineInstr* |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 912 | ARMBaseInstrInfo::foldMemoryOperandImpl(MachineFunction &MF, |
| 913 | MachineInstr* MI, |
| 914 | const SmallVectorImpl<unsigned> &Ops, |
| 915 | MachineInstr* LoadMI) const { |
Evan Cheng | 1f5c988 | 2009-07-27 04:18:04 +0000 | [diff] [blame] | 916 | // FIXME |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 917 | return 0; |
| 918 | } |
| 919 | |
| 920 | bool |
| 921 | ARMBaseInstrInfo::canFoldMemoryOperand(const MachineInstr *MI, |
Evan Cheng | 2294645 | 2009-08-10 05:51:48 +0000 | [diff] [blame] | 922 | const SmallVectorImpl<unsigned> &Ops) const { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 923 | if (Ops.size() != 1) return false; |
| 924 | |
| 925 | unsigned Opc = MI->getOpcode(); |
Evan Cheng | 5732ca0 | 2009-07-27 03:14:20 +0000 | [diff] [blame] | 926 | if (Opc == ARM::MOVr || Opc == ARM::t2MOVr) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 927 | // If it is updating CPSR, then it cannot be folded. |
Evan Cheng | 2294645 | 2009-08-10 05:51:48 +0000 | [diff] [blame] | 928 | return MI->getOperand(4).getReg() != ARM::CPSR || |
| 929 | MI->getOperand(4).isDead(); |
Evan Cheng | 19068ba | 2009-08-10 06:32:05 +0000 | [diff] [blame] | 930 | } else if (Opc == ARM::tMOVgpr2gpr || |
| 931 | Opc == ARM::tMOVtgpr2gpr || |
| 932 | Opc == ARM::tMOVgpr2tgpr) { |
| 933 | return true; |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 934 | } else if (Opc == ARM::FCPYS || Opc == ARM::FCPYD) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 935 | return true; |
Evan Cheng | b74bb1a | 2009-07-24 00:53:56 +0000 | [diff] [blame] | 936 | } else if (Opc == ARM::VMOVD || Opc == ARM::VMOVQ) { |
David Goodwin | 334c264 | 2009-07-08 16:09:28 +0000 | [diff] [blame] | 937 | return false; // FIXME |
| 938 | } |
| 939 | |
| 940 | return false; |
| 941 | } |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 942 | |
Evan Cheng | 8fb9036 | 2009-08-08 03:20:32 +0000 | [diff] [blame] | 943 | /// getInstrPredicate - If instruction is predicated, returns its predicate |
| 944 | /// condition, otherwise returns AL. It also returns the condition code |
| 945 | /// register by reference. |
Evan Cheng | 5adb66a | 2009-09-28 09:14:39 +0000 | [diff] [blame] | 946 | ARMCC::CondCodes |
| 947 | llvm::getInstrPredicate(const MachineInstr *MI, unsigned &PredReg) { |
Evan Cheng | 8fb9036 | 2009-08-08 03:20:32 +0000 | [diff] [blame] | 948 | int PIdx = MI->findFirstPredOperandIdx(); |
| 949 | if (PIdx == -1) { |
| 950 | PredReg = 0; |
| 951 | return ARMCC::AL; |
| 952 | } |
| 953 | |
| 954 | PredReg = MI->getOperand(PIdx+1).getReg(); |
| 955 | return (ARMCC::CondCodes)MI->getOperand(PIdx).getImm(); |
| 956 | } |
| 957 | |
| 958 | |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 959 | int llvm::getMatchingCondBranchOpcode(int Opc) { |
Evan Cheng | 5ca53a7 | 2009-07-27 18:20:05 +0000 | [diff] [blame] | 960 | if (Opc == ARM::B) |
| 961 | return ARM::Bcc; |
| 962 | else if (Opc == ARM::tB) |
| 963 | return ARM::tBcc; |
| 964 | else if (Opc == ARM::t2B) |
| 965 | return ARM::t2Bcc; |
| 966 | |
| 967 | llvm_unreachable("Unknown unconditional branch opcode!"); |
| 968 | return 0; |
| 969 | } |
| 970 | |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 971 | |
| 972 | void llvm::emitARMRegPlusImmediate(MachineBasicBlock &MBB, |
| 973 | MachineBasicBlock::iterator &MBBI, DebugLoc dl, |
| 974 | unsigned DestReg, unsigned BaseReg, int NumBytes, |
| 975 | ARMCC::CondCodes Pred, unsigned PredReg, |
| 976 | const ARMBaseInstrInfo &TII) { |
| 977 | bool isSub = NumBytes < 0; |
| 978 | if (isSub) NumBytes = -NumBytes; |
| 979 | |
| 980 | while (NumBytes) { |
| 981 | unsigned RotAmt = ARM_AM::getSOImmValRotate(NumBytes); |
| 982 | unsigned ThisVal = NumBytes & ARM_AM::rotr32(0xFF, RotAmt); |
| 983 | assert(ThisVal && "Didn't extract field correctly"); |
| 984 | |
| 985 | // We will handle these bits from offset, clear them. |
| 986 | NumBytes &= ~ThisVal; |
| 987 | |
| 988 | assert(ARM_AM::getSOImmVal(ThisVal) != -1 && "Bit extraction didn't work?"); |
| 989 | |
| 990 | // Build the new ADD / SUB. |
| 991 | unsigned Opc = isSub ? ARM::SUBri : ARM::ADDri; |
| 992 | BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg) |
| 993 | .addReg(BaseReg, RegState::Kill).addImm(ThisVal) |
| 994 | .addImm((unsigned)Pred).addReg(PredReg).addReg(0); |
| 995 | BaseReg = DestReg; |
| 996 | } |
| 997 | } |
| 998 | |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 999 | bool llvm::rewriteARMFrameIndex(MachineInstr &MI, unsigned FrameRegIdx, |
| 1000 | unsigned FrameReg, int &Offset, |
| 1001 | const ARMBaseInstrInfo &TII) { |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1002 | unsigned Opcode = MI.getOpcode(); |
| 1003 | const TargetInstrDesc &Desc = MI.getDesc(); |
| 1004 | unsigned AddrMode = (Desc.TSFlags & ARMII::AddrModeMask); |
| 1005 | bool isSub = false; |
Jim Grosbach | 764ab52 | 2009-08-11 15:33:49 +0000 | [diff] [blame] | 1006 | |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1007 | // Memory operands in inline assembly always use AddrMode2. |
| 1008 | if (Opcode == ARM::INLINEASM) |
| 1009 | AddrMode = ARMII::AddrMode2; |
Jim Grosbach | 764ab52 | 2009-08-11 15:33:49 +0000 | [diff] [blame] | 1010 | |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1011 | if (Opcode == ARM::ADDri) { |
| 1012 | Offset += MI.getOperand(FrameRegIdx+1).getImm(); |
| 1013 | if (Offset == 0) { |
| 1014 | // Turn it into a move. |
| 1015 | MI.setDesc(TII.get(ARM::MOVr)); |
| 1016 | MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); |
| 1017 | MI.RemoveOperand(FrameRegIdx+1); |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 1018 | Offset = 0; |
| 1019 | return true; |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1020 | } else if (Offset < 0) { |
| 1021 | Offset = -Offset; |
| 1022 | isSub = true; |
| 1023 | MI.setDesc(TII.get(ARM::SUBri)); |
| 1024 | } |
| 1025 | |
| 1026 | // Common case: small offset, fits into instruction. |
| 1027 | if (ARM_AM::getSOImmVal(Offset) != -1) { |
| 1028 | // Replace the FrameIndex with sp / fp |
| 1029 | MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); |
| 1030 | MI.getOperand(FrameRegIdx+1).ChangeToImmediate(Offset); |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 1031 | Offset = 0; |
| 1032 | return true; |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1033 | } |
| 1034 | |
| 1035 | // Otherwise, pull as much of the immedidate into this ADDri/SUBri |
| 1036 | // as possible. |
| 1037 | unsigned RotAmt = ARM_AM::getSOImmValRotate(Offset); |
| 1038 | unsigned ThisImmVal = Offset & ARM_AM::rotr32(0xFF, RotAmt); |
| 1039 | |
| 1040 | // We will handle these bits from offset, clear them. |
| 1041 | Offset &= ~ThisImmVal; |
| 1042 | |
| 1043 | // Get the properly encoded SOImmVal field. |
| 1044 | assert(ARM_AM::getSOImmVal(ThisImmVal) != -1 && |
| 1045 | "Bit extraction didn't work?"); |
| 1046 | MI.getOperand(FrameRegIdx+1).ChangeToImmediate(ThisImmVal); |
| 1047 | } else { |
| 1048 | unsigned ImmIdx = 0; |
| 1049 | int InstrOffs = 0; |
| 1050 | unsigned NumBits = 0; |
| 1051 | unsigned Scale = 1; |
| 1052 | switch (AddrMode) { |
| 1053 | case ARMII::AddrMode2: { |
| 1054 | ImmIdx = FrameRegIdx+2; |
| 1055 | InstrOffs = ARM_AM::getAM2Offset(MI.getOperand(ImmIdx).getImm()); |
| 1056 | if (ARM_AM::getAM2Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) |
| 1057 | InstrOffs *= -1; |
| 1058 | NumBits = 12; |
| 1059 | break; |
| 1060 | } |
| 1061 | case ARMII::AddrMode3: { |
| 1062 | ImmIdx = FrameRegIdx+2; |
| 1063 | InstrOffs = ARM_AM::getAM3Offset(MI.getOperand(ImmIdx).getImm()); |
| 1064 | if (ARM_AM::getAM3Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) |
| 1065 | InstrOffs *= -1; |
| 1066 | NumBits = 8; |
| 1067 | break; |
| 1068 | } |
Anton Korobeynikov | baf3108 | 2009-08-08 13:35:48 +0000 | [diff] [blame] | 1069 | case ARMII::AddrMode4: |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 1070 | // Can't fold any offset even if it's zero. |
| 1071 | return false; |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1072 | case ARMII::AddrMode5: { |
| 1073 | ImmIdx = FrameRegIdx+1; |
| 1074 | InstrOffs = ARM_AM::getAM5Offset(MI.getOperand(ImmIdx).getImm()); |
| 1075 | if (ARM_AM::getAM5Op(MI.getOperand(ImmIdx).getImm()) == ARM_AM::sub) |
| 1076 | InstrOffs *= -1; |
| 1077 | NumBits = 8; |
| 1078 | Scale = 4; |
| 1079 | break; |
| 1080 | } |
| 1081 | default: |
| 1082 | llvm_unreachable("Unsupported addressing mode!"); |
| 1083 | break; |
| 1084 | } |
| 1085 | |
| 1086 | Offset += InstrOffs * Scale; |
| 1087 | assert((Offset & (Scale-1)) == 0 && "Can't encode this offset!"); |
| 1088 | if (Offset < 0) { |
| 1089 | Offset = -Offset; |
| 1090 | isSub = true; |
| 1091 | } |
| 1092 | |
| 1093 | // Attempt to fold address comp. if opcode has offset bits |
| 1094 | if (NumBits > 0) { |
| 1095 | // Common case: small offset, fits into instruction. |
| 1096 | MachineOperand &ImmOp = MI.getOperand(ImmIdx); |
| 1097 | int ImmedOffset = Offset / Scale; |
| 1098 | unsigned Mask = (1 << NumBits) - 1; |
| 1099 | if ((unsigned)Offset <= Mask * Scale) { |
| 1100 | // Replace the FrameIndex with sp |
| 1101 | MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false); |
| 1102 | if (isSub) |
| 1103 | ImmedOffset |= 1 << NumBits; |
| 1104 | ImmOp.ChangeToImmediate(ImmedOffset); |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 1105 | Offset = 0; |
| 1106 | return true; |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1107 | } |
Jim Grosbach | 764ab52 | 2009-08-11 15:33:49 +0000 | [diff] [blame] | 1108 | |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1109 | // Otherwise, it didn't fit. Pull in what we can to simplify the immed. |
| 1110 | ImmedOffset = ImmedOffset & Mask; |
| 1111 | if (isSub) |
| 1112 | ImmedOffset |= 1 << NumBits; |
| 1113 | ImmOp.ChangeToImmediate(ImmedOffset); |
| 1114 | Offset &= ~(Mask*Scale); |
| 1115 | } |
| 1116 | } |
| 1117 | |
Evan Cheng | cdbb3f5 | 2009-08-27 01:23:50 +0000 | [diff] [blame] | 1118 | Offset = (isSub) ? -Offset : Offset; |
| 1119 | return Offset == 0; |
Evan Cheng | 6495f63 | 2009-07-28 05:48:47 +0000 | [diff] [blame] | 1120 | } |