Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / bb08593980b16fbd9758da6ca4fa9c7964f2f926 / test
  1. b4d201ec ConstantFolding: Evaluate GEP indices in the index type. by Benjamin Kramer · 12 years ago
  2. 9e6a5a3 Add instruction encodings / disassembly support for l6r instructions. by Richard Osborne · 12 years ago
  3. 028dba3 Revert "InstCombine: Clean up weird code that talks about a modulus that's long gone." by Benjamin Kramer · 12 years ago
  4. e4957fb Add the heuristic to differentiate SSPStrong from SSPRequired. by Bill Wendling · 12 years ago
  5. 114baee Add the IR attribute 'sspstrong'. by Bill Wendling · 12 years ago
  6. f148c66 by Nadav Rotem · 12 years ago
  7. 0ec35ac Add instruction encodings / disassembly support for u10 / lu10 instructions. by Richard Osborne · 12 years ago
  8. 13d08bf Fix an issue of pseudo atomic instruction DAG schedule by Michael Liao · 12 years ago
  9. 221514e Add a warning when there is a macro defintion that has named parameters but by Kevin Enderby · 12 years ago
  10. a88322c [mips] Implement MipsRegisterInfo::getRegPressureLimit. by Akira Hatanaka · 12 years ago
  11. 5de048e Have the integrated assembler give an error if $1 is used as an identifier in by Kevin Enderby · 12 years ago
  12. aaf483f Add forgotten test case for the x32 commit by Eli Bendersky · 12 years ago
  13. 341c5fb X86: Make sure we account for the FMA4 register immediate value, otherwise rip-rel relocations will be off by one byte. by Benjamin Kramer · 12 years ago
  14. 91df03b Tests: rewrite 'opt ... %s' to 'opt ... < %s' so that opt does not emit a ModuleID by Dmitri Gribenko · 12 years ago
  15. 4247b13 [msan] Do not insert check on volatile store. by Evgeniy Stepanov · 12 years ago
  16. fc8d1dd This test is only supposed to test that the objc-arc alias analysis by Michael Gottesman · 12 years ago
  17. 8492096 [MC/Mach-O] Load commands are supposed to 8-byte aligned on 64-bit. by Daniel Dunbar · 12 years ago
  18. ea0e78a Remove target triple from an LSR test. by Andrew Trick · 12 years ago
  19. 8e52810 Transform (sub 0, (zext bool to A)) to (sext bool to A) and by Paul Redmond · 12 years ago
  20. 8da5434 Add instruction encodings / disassembly support for u6 / lu6 instructions. by Richard Osborne · 12 years ago
  21. 9b709f8 Add instruction encoding / disassembly support for ru6 / lru6 instructions. by Richard Osborne · 12 years ago
  22. b853c41 Add instruction encodings / disassembly support for l2rus instructions. by Richard Osborne · 12 years ago
  23. c78ec6b Add instruction encodings / disassembly support for l3r instructions. by Richard Osborne · 12 years ago
  24. a68c64f Add instruction encodings / disassembler support for 2rus instructions. by Richard Osborne · 12 years ago
  25. 62b8786 Add instruction encodings / disassembly support 3r instructions. by Richard Osborne · 12 years ago
  26. 1340833 llvm/test/CodeGen/X86/win_ftol2.ll: Add -cpu=generic to appease valgrind. by NAKAMURA Takumi · 12 years ago
  27. 0c8607b by Nadav Rotem · 12 years ago
  28. 0bbbc52 LoopVectorizer: Implement a new heuristics for selecting the unroll factor. by Nadav Rotem · 12 years ago
  29. bcdabad Change the cpu type in the test. by Nadav Rotem · 12 years ago
  30. fe311db llvm/test/Other/close-stderr.ll: Mark this as XFAIL:valgrind. We got 127 instead of 1 here. by NAKAMURA Takumi · 12 years ago
  31. 1426841 The last of PR14471 - emission of constant floats by David Blaikie · 12 years ago
  32. fe07db3 Fix a latent bug exposed by recent static member debug info changes. by David Blaikie · 12 years ago
  33. 1af132d LoopVectorizer: Emit memory checks into their own basic block. by Benjamin Kramer · 12 years ago
  34. ba95865 On Sandybridge split unaligned 256bit stores into two xmm-sized stores. by Nadav Rotem · 12 years ago
  35. d32eea9 Remove some register allocation order dependencies. by Jakob Stoklund Olesen · 12 years ago
  36. 48177ac On Sandybridge loading unaligned 256bits using two XMM loads (vmovups and vinsertf128) is faster than using a single vmovups instruction. by Nadav Rotem · 12 years ago
  37. 0969ddf Split out DW_OP_addr for the split debug info DWARF5 proposal. by Eric Christopher · 12 years ago
  38. c91cbb9 This is a resubmittal. For some reason it broke the bots yesterday by Jack Carter · 12 years ago
  39. e72fac6 This is a resubmittal. For some reason it broke the bots yesterday by Jack Carter · 12 years ago
  40. 6d49b68 [MC/Mach-O] Implement integrated assembler support for linker options. by Daniel Dunbar · 12 years ago
  41. ca81374 llvm/test/CodeGen/X86/Atomics-64.ll: Tweak for 2nd RUN not to overwrite %t. It sometimes causes spurious failure on lit win32. by NAKAMURA Takumi · 12 years ago
  42. a94c339 [MC/Mach-O] Add support for linker options in Mach-O files. by Daniel Dunbar · 12 years ago
  43. cddd236 [MC/Mach-O] Add AsmParser support for .linker_option directive. by Daniel Dunbar · 12 years ago
  44. 167ede8 Reverting r171325 & r172363. This was causing a mis-compile on the self-hosted LTO build bots. by Bill Wendling · 12 years ago
  45. d69a43a Restore reverted test case, this time with REQUIRES: asserts by Bill Schmidt · 12 years ago
  46. c087dcf Remove bad test case by Bill Schmidt · 12 years ago
  47. 8f4ee4b This patch fixes PR13626 by providing i128 support in the return by Bill Schmidt · 12 years ago
  48. a454ffd Add indexed load/store instructions for offset validation check. by Jyotsna Verma · 12 years ago
  49. 792b123 This patch fixes the PPC calling convention to handle returns of by Bill Schmidt · 12 years ago
  50. 6c327f9 Optimization for the following SIGN_EXTEND pairs: by Elena Demikhovsky · 12 years ago
  51. 446b88f Fix the assembly and dissassembly of DW_FORM_sec_offset. Found this by by Eric Christopher · 12 years ago
  52. d96c72a Add the DW_AT_GNU_addr_base for the skeleton cu. Add support for by Eric Christopher · 12 years ago
  53. c147b67 This is a resubmittal. For some reason it broke the bots yesterday by Jack Carter · 12 years ago
  54. 5db391c [IR] Add 'Append' and 'AppendUnique' module flag behaviors. by Daniel Dunbar · 12 years ago
  55. ac47c1b Added test for r172599 which fixes bugzilla://14584,rdar://11744105. by Michael Gottesman · 12 years ago
  56. 4f3b323 Make this test X86 only. by Eric Christopher · 12 years ago
  57. 65605d8 Move this to X86. by Eric Christopher · 12 years ago
  58. 2c2bcbd Add testcase missed yesterday from Paul Robinson. by Eric Christopher · 12 years ago
  59. 1e08165 [Linker] Change module flag linking to be more extensible. by Daniel Dunbar · 12 years ago
  60. 75c9b93 We want the dwarf AT_producer for assembly source files to match clang's by Kevin Enderby · 12 years ago
  61. fbb662f Introduce llvm::sys::getProcessTriple() function. by Peter Collingbourne · 12 years ago
  62. c759dd5 Move test that depends on the x86 target into a target-specific directory. by Benjamin Kramer · 12 years ago
  63. 19cd7e9 ASan: wrap mapping scale and offset in a struct and make it a member of ASan passes. Add test for non-default mapping scale and offset. No functionality change by Alexey Samsonov · 12 years ago
  64. 2ce6eeb Remove triple from this test, it makes it fail when X86 TTI is missing. by Benjamin Kramer · 12 years ago
  65. 457ee1a reverting 172579 by Jack Carter · 12 years ago
  66. 490c7d9 Akira, by Jack Carter · 12 years ago
  67. 72f7bfb Split address information for DWARF5 split dwarf proposal. This involves by Eric Christopher · 12 years ago
  68. 83d5853 Teach InstCombine to optimize extract of a value from a vector add operation with a constant zero. by Nadav Rotem · 12 years ago
  69. a144421 1. Hoist minus sign as high as possible in an attempt to reveal by Shuxin Yang · 12 years ago
  70. 12bfff4 [IR] Add verification for module flags with the "require" behavior. by Daniel Dunbar · 12 years ago
  71. 111877d [msan] Temporarily remove ICmpEQ tests. by Evgeniy Stepanov · 12 years ago
  72. 967a946 [msan] Fix handling of equality comparison of pointer vectors. by Evgeniy Stepanov · 12 years ago
  73. 08bcd5b Pattern-matched variables in post-inc-icmpzero.ll by Renato Golin · 12 years ago
  74. 8dd938e [IR] Add verifier support for llvm.module.flags. by Daniel Dunbar · 12 years ago
  75. 096d617 This patch fixes a Mips specific bug where by Jack Carter · 12 years ago
  76. 7d72cf8 This change is to implement following rules under the condition C_A and/or C_R by Shuxin Yang · 12 years ago
  77. dd2e895 [ms-inline asm] Extend support for parsing Intel bracketed memory operands that by Chad Rosier · 12 years ago
  78. 89e88e3 This patch addresses an incorrect transformation in the DAG combiner. by Bill Schmidt · 12 years ago
  79. 1ba5769 SCEVExpander fix. RAUW needs to update the InsertedExpressions cache. by Andrew Trick · 12 years ago
  80. ab67871 Added bugzilla PR number to test case. by Michael Gottesman · 12 years ago
  81. 6056b85 Fixed an infinite loop in the block escape in analysis in ObjCARC caused by 2x blocks each assigned a value via a phi-node causing each to depend on the other. by Michael Gottesman · 12 years ago
  82. 08219ea X86: Add patterns for X86ISD::VSEXT in registers. by Benjamin Kramer · 12 years ago
  83. b6db95f Fix PR14547. Handle induction variables of small sizes smaller than i32 (i8 and i16). by Nadav Rotem · 12 years ago
  84. 4dc4783 When lowering an inreg sext first shift left, then right arithmetically. by Benjamin Kramer · 12 years ago
  85. 0e38545 Fixed bug in ObjCARC where we were changing a call from objc_autoreleaseRV => objc_autorelease but were not updating the InstructionClass to IC_Autorelease. by Michael Gottesman · 12 years ago
  86. e8c161a Fixed a bug where we were tail calling objc_autorelease causing an object to not be placed into an autorelease pool. by Michael Gottesman · 12 years ago
  87. ec3199f This patch tackles the problem of parsing Mips by Jack Carter · 12 years ago
  88. 66de2af PPC: Implement efficient lowering of sign_extend_inreg. by Nadav Rotem · 12 years ago
  89. 1452d46 Update patch for the pad short functions pass for Intel Atom (only). by Preston Gurd · 12 years ago
  90. 3e40d92 ARM Cost Model: Modify the target independent cost model to ask by Nadav Rotem · 12 years ago
  91. fffe363 For inline asm: by Eric Christopher · 12 years ago
  92. 5f2801b Simplify writing floating types to assembly. by Tim Northover · 12 years ago
  93. a675c74 ARM Cost Model: We need to detect the max bitwidth of types in the loop in order to select the max vectorization factor. by Nadav Rotem · 12 years ago
  94. 04a0dc7 Converted test dont-tce-tail-marked-call.ll to use FileCheck. by Michael Gottesman · 12 years ago
  95. fff44ae This commit is a 4x squash commit consisting of 4x functions converted to use FileCheck instead of grep. by Michael Gottesman · 12 years ago
  96. 253449d PR14904: Segmentation fault running pass 'Recognize loop idioms' by Shuxin Yang · 12 years ago
  97. 582e4f2 CastInst::castIsValid should return true if the dest type is the same as by Evan Cheng · 12 years ago
  98. 0e4776c llvm/test/CodeGen/X86/ms-inline-asm.ll: Fixup; Globals doesn't have leading underscore in symbol on linux. by NAKAMURA Takumi · 12 years ago
  99. 27b2b1b [llvm-objdump] Emit addresses with the correct number of leading 0's. by Michael J. Spencer · 12 years ago
  100. 03de2a6 [msan] Change va_start/va_copy shadow memset alignment to 8. by Peter Collingbourne · 12 years ago