Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / e5af2d3a224d4b38760a26d237cde040cb6e14eb / lib / CodeGen / SelectionDAG
  1. e5af2d3 Make x86's BT instruction matching more thorough, and add some by Dan Gohman · 17 years ago
  2. e8c1733 Add DebugLoc-sensitive versions of many node creation by Dale Johannesen · 17 years ago
  3. 7ade28c Add DebugLoc to the getNode() methods. by Bill Wendling · 17 years ago
  4. 3edb43e Add DebugLoc-aware constructors for SDNode derived by Dale Johannesen · 17 years ago
  5. f7eef68 Fixed extract element when the result needs to be promoted and the input widened. by Mon P Wang · 17 years ago
  6. f560ffa Make isOperationLegal do what its name suggests, and introduce a by Dan Gohman · 17 years ago
  7. 0b3aa26 Formatting. by Duncan Sands · 17 years ago
  8. 1465d61 Rename getAnalysisToUpdate to getAnalysisIfAvailable. by Duncan Sands · 17 years ago
  9. f83c81a Use ValueType::bitsLT to simplify some code. by Dan Gohman · 17 years ago
  10. 77f7a57 Use ZERO_EXTEND instead of ANY_EXTEND when promoting by Dan Gohman · 17 years ago
  11. ce9bc12 Add an assertion to the form of SelectionDAG::getConstant that takes by Dan Gohman · 17 years ago
  12. daac99c Delete redundant return statements. by Dan Gohman · 17 years ago
  13. 5bb11b8 Fix PR3393, which amounts to a bug in the expensive by Duncan Sands · 17 years ago
  14. 36c826a During bittest switch lowering emit shift in the test block, which should (theoretically) by Anton Korobeynikov · 17 years ago
  15. e7852d0 Take the next steps in making SDUse more consistent with LLVM Use, and by Dan Gohman · 17 years ago
  16. 3994610 Eliminate the loop that searches through each of the operands by Dan Gohman · 17 years ago
  17. 74692c0 Whitespace tidiments. by Dan Gohman · 17 years ago
  18. e77f89d Move the N->use_empty() assert from DeleteNode to by Dan Gohman · 17 years ago
  19. 9b99485 Fix an indent and a typo. by Nate Begeman · 17 years ago
  20. a90c8e6 Fold x-0 to x in unsafe-fp-math mode. This comes up in the by Dan Gohman · 17 years ago
  21. 67ba223 Fix a minor bug in DAGCombiner's folding of SELECT. Folding "select C, 0, 1" by Bob Wilson · 17 years ago
  22. 760f86f Don't create ISD::FNEG nodes after legalize if they aren't legal. by Dan Gohman · 17 years ago
  23. 4c24546 Add SelectionDAG::getNOT method to construct bitwise NOT operations, by Bob Wilson · 17 years ago
  24. 536ab13 Eliminate a couple of fields from TargetRegisterClass: SubRegClasses and SuperRegClasses. These are not necessary. Also eliminate getSubRegisterRegClass and getSuperRegisterRegClass. These are slow and their results can change if register file names change. Just use TargetLowering::getRegClassFor() to get the right TargetRegisterClass instead. by Evan Cheng · 17 years ago
  25. e70909b fix a typo by Chris Lattner · 17 years ago
  26. 764fd0c Simplify ReduceLoadWidth's logic: it doesn't need several different by Dan Gohman · 17 years ago
  27. 9fbc7e2 Cleanup whitespace and comments, and tweak some by Duncan Sands · 17 years ago
  28. d1e8d9c CellSPU: by Scott Michel · 17 years ago
  29. bb326bb Allow targets to legalize operations (with illegal operands) that produces multiple values. For example, a load with an illegal operand (a load produces two values, a value and chain). by Sanjiv Gupta · 17 years ago
  30. e9a7286 Use "SINT_TO_FP" instead of "UINT_TO_FP" when getting the exponent. This was by Bill Wendling · 17 years ago
  31. 04ee5a1 Change TargetInstrInfo::isMoveInstr to return source and destination sub-register indices as well. by Evan Cheng · 17 years ago
  32. 6c53334 Shift types need to match. by Bill Wendling · 17 years ago
  33. f5add58 Fix a dagcombine to not generate loads of non-round integer types, by Dan Gohman · 17 years ago
  34. b79b535 Verify debug info. by Devang Patel · 17 years ago
  35. c533612 Remove SDNode's virtual destructor. This makes it impossible for by Dan Gohman · 17 years ago
  36. dbe664a Fix SelectionDAG::ReplaceAllUsesWith to behave correctly when by Dan Gohman · 17 years ago
  37. 15c94d0 Few targets like PIC16 wants libcall generation for illegal type i16. by Sanjiv Gupta · 17 years ago
  38. e3bc6ae Simplify extract element based on comments from Duncan Sands. by Mon P Wang · 17 years ago
  39. 7ac9cdf Simplify extract element of a scalar to vector. by Mon P Wang · 17 years ago
  40. f711939 Instead of adding dependence edges between terminator instructions by Dan Gohman · 17 years ago
  41. b6a6164 Use the getNode() accessor instead of accessing the Node by Dan Gohman · 17 years ago
  42. df874ee new nodes should be added to the worklist, not old nodes. by Chris Lattner · 17 years ago
  43. e57187c CreateVirtualRegisters does trivial copy coalescing. If a node def is used by a single CopyToReg, it reuses the virtual register assigned to the CopyToReg. This won't work for SDNode that is a clone or is itself cloned. Disable this optimization for those nodes or it can end up with non-SSA machine instructions. by Evan Cheng · 17 years ago
  44. 2388a58 Registry.h should not depend on CommandLine.h. by Mikhail Glushenkov · 17 years ago
  45. 5c1799b Delete trailing whitespace. by Mikhail Glushenkov · 17 years ago
  46. 2836c28 Initial hazard recognizer support in post-pass scheduling. This includes by Dan Gohman · 17 years ago
  47. cf3a448 by Devang Patel · 17 years ago
  48. fa9c5ea Added missing support to widen an operand from a bit convert. by Mon P Wang · 17 years ago
  49. fc54c55 Generalize the HazardRecognizer interface so that it can be used by Dan Gohman · 17 years ago
  50. bb46f52 Add the private linkage. by Rafael Espindola · 17 years ago
  51. 79ce276 Move a few containers out of ScheduleDAGInstrs::BuildSchedGraph by Dan Gohman · 17 years ago
  52. 65b7f27 Make getWidenVectorType const; this file was missed in the previous commit. by Dan Gohman · 17 years ago
  53. e9530ec More consts on TargetLowering references. by Dan Gohman · 17 years ago
  54. 0d137d7 Use const with TargetLowering references in a few more places. by Dan Gohman · 17 years ago
  55. b67e6b3 minor refactoring: use a more specific API by Gabor Greif · 17 years ago
  56. bbdc820 Removoe MachineModuleInfo methods (and related DebugInfoDesc class hierarchy) that were used to handle debug info. by Devang Patel · 17 years ago
  57. 35fe734 Undo previous checkin. by Devang Patel · 17 years ago
  58. bb8c595 Use dwarf writer to decide whether the module has debug info or not. by Devang Patel · 17 years ago
  59. bc0b567 The list-td and list-tdrr schedulers don't yet support physreg by Dan Gohman · 17 years ago
  60. 2ecf88d When replacing uses and the same node is reached by Duncan Sands · 17 years ago
  61. 1bec3dd Fix some typos. Also, the WidenedVectors map by Duncan Sands · 17 years ago
  62. 042fb31 Correct a comment - this is not a sign extension. by Duncan Sands · 17 years ago
  63. 83489bb by Devang Patel · 17 years ago
  64. ceb4d1a Rename getABITypeSize to getTypePaddedSize, as suggested by Chris. by Duncan Sands · 17 years ago
  65. c29a56d Fix PR3241: Currently EmitCopyFromReg emits a copy from the physical register to a virtual register unless it requires an expensive cross class copy. That means we are only treating "expensive to copy" register dependency as physical register dependency. by Evan Cheng · 17 years ago
  66. 9aacec1 CheckForPhysRegDependency should not return copy cost. It's not used. No functionality change. by Evan Cheng · 17 years ago
  67. 5c3c5a4 Duplicated node may produce a non-physical register def. by Evan Cheng · 17 years ago
  68. 84036a7 Minor debug output tweak. by Evan Cheng · 17 years ago
  69. 6e7a161 Request DwarfWriter. This will be used to handle dbg_* intrinsics. by Devang Patel · 17 years ago
  70. 9b8f542 Removed trailing whitespace from Makefiles. by Misha Brukman · 17 years ago
  71. 25fd403 Remove redundant 'else's. No functionality change. by Dan Gohman · 17 years ago
  72. 2c91d10 Fix a bug in ComputeLinearIndex computation handling multi-level by Dan Gohman · 17 years ago
  73. ce0d4b7 Update these argument lists for the isNormalMemory by Dan Gohman · 17 years ago
  74. fd2163b Use a latency value of 0 for the artificial edges inserted by by Dan Gohman · 17 years ago
  75. 11df7e5 TargetLowering.h #includes SelectionDAGNodes.h, so it doesn't need its by Dan Gohman · 17 years ago
  76. d68a076 Tidy up #includes, deleting a bunch of unnecessary #includes. by Dan Gohman · 17 years ago
  77. 8a84e44 by Devang Patel · 17 years ago
  78. cc91d63 Fix a DAGCombiner abort on an invalid shift count constant. This fixes PR3250. by Dan Gohman · 17 years ago
  79. 1eb9268 CommuteNodesToReducePressure() is now removed. by Dan Gohman · 17 years ago
  80. 223942a Remove the code from the scheduler that commuted two-address by Dan Gohman · 17 years ago
  81. b6e223a Factorize (and generalize) the code promoting SELECT by Duncan Sands · 17 years ago
  82. ba6d262 Remove trailing spaces. by Duncan Sands · 17 years ago
  83. 5480c04 Fix PR3274: when promoting the condition of a BRCOND node, by Duncan Sands · 17 years ago
  84. 845145f Teach LeaglizeDAG that i64 mul can be a libcall. by Scott Michel · 17 years ago
  85. 7c7bc72 Change comments so everybody can understand them, hopefully. by Dale Johannesen · 17 years ago
  86. f9cbc1f Add another permutation where we should get rid of a-a. by Dale Johannesen · 17 years ago
  87. 56d245b Restore debug printing by Anton Korobeynikov · 17 years ago
  88. e2f95e9 Sometimes APInt syntax is really ugly... :( by Anton Korobeynikov · 17 years ago
  89. 1bfe237 Indent stuff properly by Anton Korobeynikov · 17 years ago
  90. 2321858 Initial checkin of APInt'ififcation of switch lowering by Anton Korobeynikov · 17 years ago
  91. 0b1d4a7 Clean up the atomic opcodes in SelectionDAG. by Dan Gohman · 17 years ago
  92. c9a5b9e Rename BuildSchedUnits to BuildSchedGraph, and refactor the by Dan Gohman · 17 years ago
  93. e1dfc7d Avoid an unnecessary call to allnodes_size(), which is linear. by Dan Gohman · 17 years ago
  94. 58e39b0 One more permutation of subtracting off a base value. by Dale Johannesen · 17 years ago
  95. 87c8a8f Added support for vector widening. by Mon P Wang · 17 years ago
  96. 84aff84 Fix expansion of vsetcc to set the high bit for true instead of 1. by Mon P Wang · 17 years ago
  97. 89b64bd Double the amount of memory reserved for SUnits. This is a by Dan Gohman · 17 years ago
  98. 28dc98f Fix for PR3225: disable a broken optimization in by Eli Friedman · 17 years ago
  99. fd3b7b7 A new dag combine; several permutations of this by Dale Johannesen · 17 years ago
  100. 905ff1e Preserve SourceValue information when lowering produces multiple loads from by Dan Gohman · 17 years ago