Gitiles
Code Review Sign In
gerrit-public.fairphone.software / fp2-dev / platform / external / llvm / ee5a094ccf1f04d3fcc92ac4d2fc8a2926cbb232
  1. ee5a094 When linearizing a multiplication, return at once if we see a factor of zero, by Duncan Sands · 12 years ago
  2. cc95b57 Fix intrinsics for XOP frczss/sd instructions. These instructions only take one source register and zero the upper bits of the destination rather than preserving them. by Craig Topper · 12 years ago
  3. 7924829 Add another missing 64-bit itinerary definition for the PPC A2 core. by Hal Finkel · 12 years ago
  4. ee28e0f SimplifyCFG: fold unconditional branch to its predecessor if profitable. by Manman Ren · 12 years ago
  5. 764dc75 Eliminate struct TableGenBackend. by Jakob Stoklund Olesen · 12 years ago
  6. 36c58aa Clean up trailing blanks in Mips16InstrFormats.td by Akira Hatanaka · 12 years ago
  7. 942918d disable use of directive .set nomicromips by Akira Hatanaka · 12 years ago
  8. 1c2d3c5 sched: fix latency of memory dependence chain edges for consistency. by Andrew Trick · 12 years ago
  9. 9df55ee sched: Avoid trivially redundant DAG edges. Take the one with higher latency. by Andrew Trick · 12 years ago
  10. a256ac5 1. fix places where immed is used in place of imm to be consistent with by Akira Hatanaka · 12 years ago
  11. 04dccea Add some missing 64-bit itinerary definitions for the PPC A2 core. by Hal Finkel · 12 years ago
  12. 5f9e4c1 Use DenseMap as SmallMap workaround rather than std::map, at Chandler's request. by Duncan Sands · 12 years ago
  13. ac071ea Use std::map rather than SmallMap because SmallMap assumes that the value has by Duncan Sands · 12 years ago
  14. 49d6fc0 [arm-fast-isel] Add support for -arm-long-calls. by Chad Rosier · 12 years ago
  15. 1680309 Split out the PPC instruction class IntSimple from IntGeneral. by Hal Finkel · 12 years ago
  16. b9c592f Remove use of GNU extension to resolve Clang warning. by David Blaikie · 12 years ago
  17. 6670c82 Fixes for PPC host detection and features. by Hal Finkel · 12 years ago
  18. 0d887a0 Use correct syntax highliter in code blocks. Noticed by Sean Silva. by Dmitri Gribenko · 12 years ago
  19. c038a78 Now that Reassociate's LinearizeExprTree can look through arbitrary expression by Duncan Sands · 12 years ago
  20. 3f696e5 Add two newlines in ParseSubtargetFeatures's debug output after the CPU is printed. by Hal Finkel · 12 years ago
  21. 4db738a Reapply r158337, this time properly protect Darwin/PPC host CPU use with __ppc__. by Hal Finkel · 12 years ago
  22. 3e61374 Satisfy C++ aliasing rules, per suggestion by Chandler. by Argyrios Kyrtzidis · 12 years ago
  23. 138c2b4 Revert r158337 "Move PPC host-CPU detection logic from PPCSubtarget into sys::getHostCPUName()." by Jakob Stoklund Olesen · 12 years ago
  24. 32f9bca FileCheck docs: remove leftover HTML markup. by Dmitri Gribenko · 12 years ago
  25. 793537d For llvm::sys::ThreadLocalImpl instead of malloc'ing the platform-specific by Argyrios Kyrtzidis · 12 years ago
  26. 0eb3a35 misched: When querying RegisterPressureTracker, always save current and max pressure. by Andrew Trick · 12 years ago
  27. 4487479 misched: regpressure getMaxPressureDelta, revert accidental checkin. by Andrew Trick · 12 years ago
  28. 7bb39d8 Move PPC host-CPU detection logic from PPCSubtarget into sys::getHostCPUName(). by Hal Finkel · 12 years ago
  29. ad27086 Fix test that depends on register allocation. by Jakob Stoklund Olesen · 12 years ago
  30. 5a53c6e Enable MFOCRF generation on the PPC A2 core. by Hal Finkel · 12 years ago
  31. bd5cafd Rename the PPC target feature gpul to mfocrf. by Hal Finkel · 12 years ago
  32. 9770be9 Add A2 to the list of PPC CPUs recognized by Linux host CPU-type detection. by Hal Finkel · 12 years ago
  33. 7ed1ad5 Fix test case to work on ARM. by Jakob Stoklund Olesen · 12 years ago
  34. 0a1852b Emit the two-operand form of the PPC mfcr instruction as mfocrf. by Hal Finkel · 12 years ago
  35. 2bd0acd Add local CPU detection for Linux PPC. by Hal Finkel · 12 years ago
  36. 622382f Add POWER6 and POWER7 CPU types to the PPC backend. by Hal Finkel · 12 years ago
  37. 6f36fa9 Write llvm-tblgen backends as functions instead of sub-classes. by Jakob Stoklund Olesen · 12 years ago
  38. 20aedcd Fix a problem with the reverse bundle iterators. by Jakob Stoklund Olesen · 12 years ago
  39. 773ef61 Object file output from llc isn't experimental anymore. by Benjamin Kramer · 12 years ago
  40. ad5c880 Re-enable the CMN instruction. by Bill Wendling · 12 years ago
  41. 7a99b46 InstCombine: factor code better. by Benjamin Kramer · 12 years ago
  42. 66821d9 InstCombine: Turn (zext A) == (B & (1<<X)-1) into A == (trunc B), narrowing the compare. by Benjamin Kramer · 12 years ago
  43. 71ffcfe Enable ILP scheduling for all nodes by default on PPC. by Hal Finkel · 12 years ago
  44. 3c98ce2 Add AutoUpgrade support for the SSE4 ptest intrinsics. by Nadav Rotem · 12 years ago
  45. 01a90f4 Use critical anti-dep. breaking on all PPC targets, but also add other register classes. by Hal Finkel · 12 years ago
  46. cfd3ed9 Add intrinsics for immediate form of XOP vprot instructions. Use i128mem instead of f128mem for integer XOP instructions. by Craig Topper · 12 years ago
  47. 0a3e33b Improve ext/trunc patterns on PPC64. by Hal Finkel · 12 years ago
  48. 2a5dc43 Use XOP vpcom intrinsics in patterns instead of a target specific SDNode type. Remove the custom lowering code that selected the SDNode type. by Craig Topper · 12 years ago
  49. c29106b Replace XOP vpcom intrinsics with fewer intrinsics that take the immediate as an argument. by Craig Topper · 12 years ago
  50. 82ce516 Hashing: Remove outdated comment. Support for reserved hash values was removed in r151865. by Benjamin Kramer · 12 years ago
  51. 133fe75 Disabling a spurious deprecation warning about using PathV1 from within the PathV1 implementation file. by Aaron Ballman · 12 years ago
  52. 19472a6 Fixing a typo in the comments. by Aaron Ballman · 12 years ago
  53. f33a79c Allocate the contents of DwarfDebug's StringMaps in a single big BumpPtrAllocator. by Benjamin Kramer · 12 years ago
  54. af0d459 Silence a gcc-4.6 warning: GCC fails to understand that secondReg and cmpOp2 are by Duncan Sands · 12 years ago
  55. 8bf75ed Enable tail merging on PPC. by Hal Finkel · 12 years ago
  56. ba17293 Register pressure: added getPressureAfterInstr. by Andrew Trick · 12 years ago
  57. 8879480 Sketch a LiveRegMatrix analysis pass. by Jakob Stoklund Olesen · 12 years ago
  58. b9bfe48 Test commit by Jack Carter · 12 years ago
  59. fe17bdb Also compute MBB live-in lists in the new rewriter pass. by Jakob Stoklund Olesen · 12 years ago
  60. 77592fe Convert comments to proper Doxygen comments. by Dmitri Gribenko · 12 years ago
  61. dddc1cf Removing strange "using" declarations form TargetInstrInfo. by Andrew Trick · 12 years ago
  62. 05ec712 Reintroduce VirtRegRewriter. by Jakob Stoklund Olesen · 12 years ago
  63. 6660ed5 Don't run RAFast in the optimizing regalloc pipeline. by Jakob Stoklund Olesen · 12 years ago
  64. 0f68fbb canonicalize: -%a + 42 into 42 - %a by Nuno Lopes · 12 years ago
  65. 791e2e0 Start implementing pre-ra if-converter: using speculation and selects to eliminate branches. by Evan Cheng · 12 years ago
  66. eb81df7 TargetInstrInfo hooks implemented in codegen should be declared pure virtual. by Andrew Trick · 12 years ago
  67. 841f426 Reapply commit 158073 with a fix (the testcase was already committed). The by Duncan Sands · 12 years ago
  68. 16b16ac Remove the TODO statement in the PPC README re: CTR loops by Hal Finkel · 12 years ago
  69. 7255d2a Enable PPC CTR loop formation by default. by Hal Finkel · 12 years ago
  70. 7e56312 Mark the PPC CTRRC and CTRRC8 register classes as non-allocatable. by Hal Finkel · 12 years ago
  71. 45d53b8 Enable optimization for integer ABS on X86 if Subtarget has CMOV. by Manman Ren · 12 years ago
  72. 6620ccf Test case for r158160 by Manman Ren · 12 years ago
  73. 0076ad7 Sched itinerary fix: Avoid static initializers. by Andrew Trick · 12 years ago
  74. 28dd960 Fix a crash in APInt::lshr when shiftAmt > BitWidth. by Chad Rosier · 12 years ago
  75. c36d033 Fix Target->Codegen dependence. by Andrew Trick · 12 years ago
  76. eb90adf BoundsChecking: add support for ConstantPointerNull. fixes a bunch of instrumentation failures in loops with reallocs by Nuno Lopes · 12 years ago
  77. 7c18922 test/CodeGen/Generic/APIntLoadStore.ll: Mark as XFAIL:ppc since r157911. by NAKAMURA Takumi · 12 years ago
  78. 09fdc7b Disable the PPC CTR-Loops pass by default. by Hal Finkel · 12 years ago
  79. daa03ec Fix a bug in the new PPC CTR-Loops pass. by Hal Finkel · 12 years ago
  80. 99f823f Add the PPCCTRLoops pass: a PPC machine-code-level optimization pass to form CTR-based loop branching code. by Hal Finkel · 12 years ago
  81. 69938a8 Revert commit 158073 while waiting for a fix. The issue is that reassociate by Duncan Sands · 12 years ago
  82. 2563ad2 cmake: Pass the -m32 flag to modules if LLVM_BUILD_32_BITS is enabled by Tobias Grosser · 12 years ago
  83. 7e8921b Teach the AsmMatcherEmitter to allow InstAlias' where the suboperands of a complex operand are called out explicitly in the asm string. by Owen Anderson · 12 years ago
  84. 67762d1 [CMake] Promote extension warnings to errors. by Michael J. Spencer · 12 years ago
  85. 9236362 X86: optimize generated code for integer ABS by Manman Ren · 12 years ago
  86. fa371ea [CMake] Order MSVC warnings numerically. by Michael J. Spencer · 12 years ago
  87. c3ab9ce [CMake] Adjust MSVC warnings. by Michael J. Spencer · 12 years ago
  88. bdcae38 Do not optimize the used bits of the x86 vselect condition operand, when the condition operand is a vector of 1-bit predicates. by Nadav Rotem · 12 years ago
  89. 2f6622c Fix a bug in FoldSelectOpOp. Bitcast ops may change the number of vector elements, which may disagree with the select condition type. by Nadav Rotem · 12 years ago
  90. 397f4e3 Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency. by Andrew Trick · 12 years ago
  91. 68b1654 ARM getOperandLatency rewrite. by Andrew Trick · 12 years ago
  92. f377071 ARM getOperandLatency should return -1 for unknown, consistent with API by Andrew Trick · 12 years ago
  93. ed7a51e Fix ARM getInstrLatency logic to work with the current API. by Andrew Trick · 12 years ago
  94. e6fc9d4 PR13046: we can't replace usage of SUB with CMP in the lowering phase. by Manman Ren · 12 years ago
  95. c07f5bb Use a base register instead of an index register with the local dynamic model. by Rafael Espindola · 12 years ago
  96. 83569cb Move terminator machine verification to check MachineBasicBlock::instr_iterator instead of MBB::iterator by Pete Cooper · 12 years ago
  97. 4efea94 Add internal read flags to MachineInstrBuilder and hook them into the MachineOperand flag of the same name by Pete Cooper · 12 years ago
  98. 13a53e6 Adding a missing -S to the opt invocation. by Meador Inge · 12 years ago
  99. 87253c2 X86: replace SUB with CMP if possible by Manman Ren · 12 years ago
  100. d66ec52 Spell optimization name correclty. by Bill Wendling · 12 years ago