blob: 439e2c800fc475a3600f7e7cea5bf8150c39bb4d [file] [log] [blame]
The Android Open Source Project8b23a6c2009-03-03 19:30:32 -08001#ifndef QEMU_CHAR_H
2#define QEMU_CHAR_H
3
4#include "qemu-common.h"
5
6/* character device */
7
8#define CHR_EVENT_BREAK 0 /* serial break char */
9#define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */
10#define CHR_EVENT_RESET 2 /* new connection established */
11
12
13#define CHR_IOCTL_SERIAL_SET_PARAMS 1
14typedef struct {
15 int speed;
16 int parity;
17 int data_bits;
18 int stop_bits;
19} QEMUSerialSetParams;
20
21#define CHR_IOCTL_SERIAL_SET_BREAK 2
22
23#define CHR_IOCTL_PP_READ_DATA 3
24#define CHR_IOCTL_PP_WRITE_DATA 4
25#define CHR_IOCTL_PP_READ_CONTROL 5
26#define CHR_IOCTL_PP_WRITE_CONTROL 6
27#define CHR_IOCTL_PP_READ_STATUS 7
28#define CHR_IOCTL_PP_EPP_READ_ADDR 8
29#define CHR_IOCTL_PP_EPP_READ 9
30#define CHR_IOCTL_PP_EPP_WRITE_ADDR 10
31#define CHR_IOCTL_PP_EPP_WRITE 11
32#define CHR_IOCTL_PP_DATA_DIR 12
33
34#define CHR_IOCTL_SERIAL_SET_TIOCM 13
35#define CHR_IOCTL_SERIAL_GET_TIOCM 14
36
37#define CHR_TIOCM_CTS 0x020
38#define CHR_TIOCM_CAR 0x040
39#define CHR_TIOCM_DSR 0x100
40#define CHR_TIOCM_RI 0x080
41#define CHR_TIOCM_DTR 0x002
42#define CHR_TIOCM_RTS 0x004
43
44typedef void IOEventHandler(void *opaque, int event);
45
46struct CharDriverState {
47 int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len);
48 void (*chr_update_read_handler)(struct CharDriverState *s);
49 int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg);
50 IOEventHandler *chr_event;
51 IOCanRWHandler *chr_can_read;
52 IOReadHandler *chr_read;
53 void *handler_opaque;
54 void (*chr_send_event)(struct CharDriverState *chr, int event);
55 void (*chr_close)(struct CharDriverState *chr);
56 void (*chr_accept_input)(struct CharDriverState *chr);
57 void *opaque;
58 int focus;
59 QEMUBH *bh;
60};
61
62CharDriverState *qemu_chr_open(const char *filename);
63void qemu_chr_close(CharDriverState *chr);
64void qemu_chr_printf(CharDriverState *s, const char *fmt, ...);
65int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len);
66void qemu_chr_send_event(CharDriverState *s, int event);
67void qemu_chr_add_handlers(CharDriverState *s,
68 IOCanRWHandler *fd_can_read,
69 IOReadHandler *fd_read,
70 IOEventHandler *fd_event,
71 void *opaque);
72int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg);
73void qemu_chr_reset(CharDriverState *s);
74int qemu_chr_can_read(CharDriverState *s);
75void qemu_chr_read(CharDriverState *s, uint8_t *buf, int len);
76void qemu_chr_accept_input(CharDriverState *s);
77
78/* async I/O support */
79
80int qemu_set_fd_handler2(int fd,
81 IOCanRWHandler *fd_read_poll,
82 IOHandler *fd_read,
83 IOHandler *fd_write,
84 void *opaque);
85int qemu_set_fd_handler(int fd,
86 IOHandler *fd_read,
87 IOHandler *fd_write,
88 void *opaque);
89
90#endif