/*
 * Copyright (c) 2008, Google Inc.
 * All rights reserved.
 *
 * Copyright (c) 2012, The Linux Foundation. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *  * Redistributions of source code must retain the above copyright
 *	notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *	notice, this list of conditions and the following disclaimer in
 *	the documentation and/or other materials provided with the
 *	distribution.
 *  * Neither the name of Google, Inc. nor the names of its contributors
 *	may be used to endorse or promote products derived from this
 *	software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _PLATFORM_MSM7K_IRQS_H_
#define _PLATFORM_MSM7K_IRQS_H_

extern int debug_timer;
extern int gpt_timer;
extern int usb_hs_int;

#define GIC_PPI_START		16
#define INT_A9_M2A_0		 0
#define INT_A9_M2A_1		 1
#define INT_A9_M2A_2		 2
#define INT_A9_M2A_3		 3
#define INT_A9_M2A_4		 4
#define INT_A9_M2A_5		 5
#define INT_A9_M2A_6		 6
#define INT_GP_TIMER_EXP	 gpt_timer
#define INT_DEBUG_TIMER_EXP	 debug_timer
#define INT_UART1			9
#define INT_UART2			10
#define INT_UART3			11
#define INT_UART1_RX		 12
#define INT_UART2_RX		 13
#define INT_UART3_RX		 14
#define INT_USB_OTG		  15
#define INT_MDDI_PRI		 16
#define INT_MDDI_EXT		 17
#define INT_MDDI_CLIENT	  18
#define INT_MDP			  19
#define INT_GRAPHICS		 20
#define INT_ADM_AARM		 21
#define INT_ADSP_A11		 22
#define INT_ADSP_A9_A11	  23
#define INT_SDC1_0		   24
#define INT_SDC1_1		   25
#define INT_SDC2_0		   26
#define INT_SDC2_1		   27
#define INT_KEYSENSE		 28
#define INT_TCHSCRN_SSBI	 29
#define INT_TCHSCRN1		 30
#define INT_TCHSCRN2		 31

#define INT_GPIO_GROUP1	  (32 + 0)
#define INT_GPIO_GROUP2	  (32 + 1)
#define INT_PWB_I2C		  (32 + 2)
#define INT_NAND_WR_ER_DONE  (32 + 3)
#define INT_NAND_OP_DONE	 (32 + 4)
#define INT_SOFTRESET		(32 + 5)
#define INT_PBUS_ARM11	   (32 + 6)
#define INT_AXI_MPU_SMI	  (32 + 7)
#define INT_AXI_MPU_EBI1	 (32 + 8)
#define INT_AD_HSSD		  (32 + 9)
#define INT_ARM11_PM		 (32 + 10)
#define INT_ARM11_DMA		(32 + 11)
#define INT_TSIF_IRQ		 (32 + 12)
#define INT_UART1DM_IRQ	  (32 + 13)
#define INT_UART1DM_RX	   (32 + 14)
#define INT_USB_HS_VIC		(32 + 15)
#define INT_USB_HS_GIC		(32 + 32 + 15)
#define INT_USB_HS		usb_hs_int
#define INT_SDC3_0		   (32 + 16)
#define INT_SDC3_1		   (32 + 17)
#define INT_SDC4_0		   (32 + 18)
#define INT_SDC4_1		   (32 + 19)
#define INT_UART2DM_RX	   (32 + 20)
#define INT_UART2DM_IRQ	  (32 + 21)

#define MSM_IRQ_BIT(irq)	 (1 << ((irq) & 31))

#define NR_IRQS		NR_IRQS_QGIC
#define NR_IRQS_VIC	54
#define NR_IRQS_QGIC	261

#endif