blob: bab48ef17e1eae47503e896f695d5d3fdb70208b [file] [log] [blame]
Aparna Mallavarapu9e014372013-10-19 15:04:58 +05301/* Copyright (c) 2014, The Linux Foundation. All rights reserved.
2 *
3 * Redistribution and use in source and binary forms, with or without
4 * modification, are permitted provided that the following conditions are
5 * met:
6 * * Redistributions of source code must retain the above copyright
7 * notice, this list of conditions and the following disclaimer.
8 * * Redistributions in binary form must reproduce the above
9 * copyright notice, this list of conditions and the following
10 * disclaimer in the documentation and/or other materials provided
11 * with the distribution.
12 * * Neither the name of The Linux Foundation nor the names of its
13 * contributors may be used to endorse or promote products derived
14 * from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
19 * NON-INFRINGEMENT ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
20 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
21 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
22 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
23 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
25 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
26 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#include <debug.h>
30#include <reg.h>
31#include <platform/iomap.h>
32#include <qgic.h>
33#include <qtimer.h>
Aparna Mallavarapu70e5df52014-02-27 22:51:29 -080034#include <mmu.h>
35#include <arch/arm/mmu.h>
36#include <smem.h>
37#include <board.h>
38#include <boot_stats.h>
39
40#define MB (1024*1024)
41
42#define MSM_IOMAP_SIZE ((MSM_IOMAP_END - MSM_IOMAP_BASE)/MB)
43
44/* LK memory - cacheable, write through */
45#define LK_MEMORY (MMU_MEMORY_TYPE_NORMAL_WRITE_THROUGH | \
46 MMU_MEMORY_AP_READ_WRITE)
47
48/* Peripherals - non-shared device */
49#define IOMAP_MEMORY (MMU_MEMORY_TYPE_DEVICE_SHARED | \
50 MMU_MEMORY_AP_READ_WRITE | MMU_MEMORY_XN)
51
52static mmu_section_t mmu_section_table[] = {
53/* Physical addr, Virtual addr, Size (in MB), Flags */
54 { MEMBASE, MEMBASE, (MEMSIZE / MB), LK_MEMORY},
55 { MSM_IOMAP_BASE, MSM_IOMAP_BASE, MSM_IOMAP_SIZE, IOMAP_MEMORY},
56};
57
58static struct smem_ram_ptable ram_ptable;
Aparna Mallavarapu9e014372013-10-19 15:04:58 +053059
60void platform_early_init(void)
61{
Aparna Mallavarapu70e5df52014-02-27 22:51:29 -080062 board_init();
63 platform_clock_init();
Aparna Mallavarapu9e014372013-10-19 15:04:58 +053064 qgic_init();
65 qtimer_init();
66}
67
68void platform_init(void)
69{
70 dprintf(INFO, "platform_init()\n");
71}
72
73void platform_uninit(void)
74{
75 qtimer_uninit();
76}
Aparna Mallavarapu70e5df52014-02-27 22:51:29 -080077
78uint32_t platform_get_sclk_count(void)
79{
80 return readl(MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL);
81}
82
83addr_t get_bs_info_addr()
84{
85 return ((addr_t)BS_INFO_ADDR);
86}
87
88/* Setup memory for this platform */
89void platform_init_mmu_mappings(void)
90{
91 uint32_t i;
92 uint32_t sections;
93 uint32_t table_size = ARRAY_SIZE(mmu_section_table);
94 ram_partition ptn_entry;
95 uint32_t len = 0;
96
97 ASSERT(smem_ram_ptable_init_v1());
98
99 len = smem_get_ram_ptable_len();
100
101 /* Configure the MMU page entries for SDRAM and IMEM memory read
102 from the smem ram table*/
103 for(i = 0; i < len; i++)
104 {
105 smem_get_ram_ptable_entry(&ptn_entry, i);
106 if(ptn_entry.type == SYS_MEMORY)
107 {
108 if((ptn_entry.category == SDRAM) ||
109 (ptn_entry.category == IMEM))
110 {
111 /* Check to ensure that start address is 1MB aligned */
112 ASSERT((ptn_entry.start & (MB-1)) == 0);
113
114 sections = (ptn_entry.size) / MB;
115 while(sections--)
116 {
117 arm_mmu_map_section(ptn_entry.start +
118 sections * MB,
119 ptn_entry.start +
120 sections * MB,
121 (MMU_MEMORY_TYPE_NORMAL_WRITE_THROUGH | \
122 MMU_MEMORY_AP_READ_WRITE | MMU_MEMORY_XN));
123 }
124 }
125 }
126 }
127
128 /* Configure the MMU page entries for memory read from the
129 mmu_section_table */
130 for (i = 0; i < table_size; i++)
131 {
132 sections = mmu_section_table[i].num_of_sections;
133
134 while (sections--)
135 {
136 arm_mmu_map_section(mmu_section_table[i].paddress +
137 sections * MB,
138 mmu_section_table[i].vaddress +
139 sections * MB,
140 mmu_section_table[i].flags);
141 }
142 }
143}