Channagoud Kadabi | 1f24f8a | 2015-02-11 15:43:10 -0800 | [diff] [blame] | 1 | /* Copyright (c) 2014-2015, The Linux Foundation. All rights reserved. |
Channagoud Kadabi | aab99d4 | 2014-02-04 15:45:56 -0800 | [diff] [blame] | 2 | |
| 3 | * Redistribution and use in source and binary forms, with or without |
| 4 | * modification, are permitted provided that the following conditions are |
| 5 | * met: |
| 6 | * * Redistributions of source code must retain the above copyright |
| 7 | * notice, this list of conditions and the following disclaimer. |
| 8 | * * Redistributions in binary form must reproduce the above |
| 9 | * copyright notice, this list of conditions and the following |
| 10 | * disclaimer in the documentation and/or other materials provided |
| 11 | * with the distribution. |
| 12 | * * Neither the name of The Linux Foundation. nor the names of its |
| 13 | * contributors may be used to endorse or promote products derived |
| 14 | * from this software without specific prior written permission. |
| 15 | * |
| 16 | * THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED |
| 17 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF |
| 18 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT |
| 19 | * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS |
| 20 | * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
| 21 | * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
| 22 | * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR |
| 23 | * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, |
| 24 | * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE |
| 25 | * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN |
| 26 | * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 27 | */ |
| 28 | #ifndef _QMP_PHY_H_ |
| 29 | #define _QMP_PHY_H_ |
| 30 | |
Channagoud Kadabi | b3d7f1f | 2014-04-22 15:02:51 -0700 | [diff] [blame] | 31 | #include <platform/iomap.h> |
| 32 | |
Channagoud Kadabi | 662a7fa | 2014-11-17 17:24:27 -0800 | [diff] [blame] | 33 | struct qmp_reg |
| 34 | { |
| 35 | uint32_t off; |
| 36 | uint32_t val; |
| 37 | }; |
| 38 | |
Channagoud Kadabi | b3d7f1f | 2014-04-22 15:02:51 -0700 | [diff] [blame] | 39 | /* QMP register offsets */ |
Channagoud Kadabi | b3d7f1f | 2014-04-22 15:02:51 -0700 | [diff] [blame] | 40 | #define QSERDES_COM_DEC_START1 (PLATFORM_QMP_OFFSET + 0xA4) |
| 41 | #define QSERDES_COM_DEC_START2 (PLATFORM_QMP_OFFSET + 0x104) |
| 42 | #define QSERDES_COM_DIV_FRAC_START1 (PLATFORM_QMP_OFFSET + 0xF8) |
| 43 | #define QSERDES_COM_DIV_FRAC_START2 (PLATFORM_QMP_OFFSET + 0xFC) |
| 44 | #define QSERDES_COM_DIV_FRAC_START3 (PLATFORM_QMP_OFFSET + 0x100) |
| 45 | #define QSERDES_COM_PLLLOCK_CMP_EN (PLATFORM_QMP_OFFSET + 0x94) |
| 46 | #define QSERDES_COM_PLLLOCK_CMP1 (PLATFORM_QMP_OFFSET + 0x88) |
| 47 | #define QSERDES_COM_PLLLOCK_CMP2 (PLATFORM_QMP_OFFSET + 0x8C) |
| 48 | #define QSERDES_COM_PLL_CRCTRL (PLATFORM_QMP_OFFSET + 0x10C) |
| 49 | #define QSERDES_COM_RES_CODE_START_SEG1 (PLATFORM_QMP_OFFSET + 0xD8) |
| 50 | #define QSERDES_COM_RES_CODE_CAL_CSR (PLATFORM_QMP_OFFSET + 0xE0) |
| 51 | #define QSERDES_COM_RES_TRIM_CONTROL (PLATFORM_QMP_OFFSET + 0xE8) |
| 52 | #define QSERDES_COM_SSC_EN_CENTER (PLATFORM_QMP_OFFSET + 0xAC) |
| 53 | #define QSERDES_COM_SSC_ADJ_PER1 (PLATFORM_QMP_OFFSET + 0xB0) |
| 54 | #define QSERDES_COM_SSC_PER1 (PLATFORM_QMP_OFFSET + 0xB8) |
| 55 | #define QSERDES_COM_SSC_PER2 (PLATFORM_QMP_OFFSET + 0xBC) |
| 56 | #define QSERDES_COM_SSC_STEP_SIZE1 (PLATFORM_QMP_OFFSET + 0xC0) |
| 57 | #define QSERDES_COM_SSC_STEP_SIZE2 (PLATFORM_QMP_OFFSET + 0xC4) |
| 58 | |
Channagoud Kadabi | 7bc9edb | 2014-06-01 19:01:12 -0700 | [diff] [blame] | 59 | #define QSERDES_COM_PLL_VCOTAIL_EN 0x004 |
Channagoud Kadabi | b3d7f1f | 2014-04-22 15:02:51 -0700 | [diff] [blame] | 60 | #define QSERDES_COM_IE_TRIM 0x0C |
| 61 | #define QSERDES_COM_IP_TRIM 0x10 |
| 62 | #define QSERDES_COM_PLL_CNTRL 0x14 |
| 63 | #define QSERDES_COM_PLL_IP_SETI 0x24 |
| 64 | #define QSERDES_COM_PLL_CP_SETI 0x34 |
| 65 | #define QSERDES_COM_PLL_IP_SETP 0x38 |
| 66 | #define QSERDES_COM_PLL_CP_SETP 0x3C |
| 67 | #define QSERDES_COM_RESETSM_CNTRL 0x4C |
Channagoud Kadabi | 7bc9edb | 2014-06-01 19:01:12 -0700 | [diff] [blame] | 68 | #define QSERDES_COM_SYSCLK_EN_SEL_TXBAND 0x48 |
Channagoud Kadabi | b3d7f1f | 2014-04-22 15:02:51 -0700 | [diff] [blame] | 69 | #define QSERDES_COM_RESETSM_CNTRL2 0x50 |
| 70 | #define PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_L 0x5C |
| 71 | #define PCIE_USB3_PHY_RCVR_DTCT_DLY_P1U2_H 0x60 |
| 72 | #define QSERDES_TX_RCV_DETECT_LVL 0x268 |
| 73 | #define QSERDES_RX_CDR_CONTROL1 0x400 |
| 74 | #define QSERDES_RX_CDR_CONTROL2 0x404 |
| 75 | #define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2 0x4BC |
| 76 | #define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3 0x4C0 |
| 77 | #define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4 0x4C4 |
| 78 | #define QSERDES_RX_SIGDET_ENABLES 0x4F8 |
| 79 | #define QSERDES_RX_SIGDET_CNTRL 0x500 |
| 80 | #define QSERDES_RX_SIGDET_DEGLITCH_CNTRL 0x504 |
| 81 | #define PCIE_USB3_PHY_SW_RESET 0x600 |
| 82 | #define PCIE_USB3_PHY_POWER_DOWN_CONTROL 0x604 |
| 83 | #define PCIE_USB3_PHY_START 0x608 |
| 84 | #define PCIE_USB3_PHY_RX_IDLE_DTCT_CNTRL 0x64C |
| 85 | #define PCIE_USB3_PHY_POWER_STATE_CONFIG2 0x654 |
| 86 | #define PCIE_USB3_PHY_PCS_STATUS 0x728 |
| 87 | |
Channagoud Kadabi | aab99d4 | 2014-02-04 15:45:56 -0800 | [diff] [blame] | 88 | void usb30_qmp_phy_reset(void); |
| 89 | void usb30_qmp_phy_init(void); |
Channagoud Kadabi | 1f24f8a | 2015-02-11 15:43:10 -0800 | [diff] [blame] | 90 | bool use_hsonly_mode(); |
Channagoud Kadabi | aab99d4 | 2014-02-04 15:45:56 -0800 | [diff] [blame] | 91 | |
| 92 | #endif |