blob: c1cf095b9e3a288d7d6d460062eebba1b86da8af [file] [log] [blame]
Shashank Mittal246f8d02011-01-21 17:12:27 -08001/*
2 * Copyright (c) 2008, Google Inc.
3 * All rights reserved.
4 *
Duy Truongf3ac7b32013-02-13 01:07:28 -08005 * Copyright (c) 2012, The Linux Foundation. All rights reserved.
Channagoud Kadabi3acfb742011-11-15 18:19:32 +05306 *
Shashank Mittal246f8d02011-01-21 17:12:27 -08007 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * * Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * * Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in
14 * the documentation and/or other materials provided with the
15 * distribution.
16 * * Neither the name of Google, Inc. nor the names of its contributors
17 * may be used to endorse or promote products derived from this
18 * software without specific prior written permission.
19 *
20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
23 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
24 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
25 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
26 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
27 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
28 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
29 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
30 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
31 * SUCH DAMAGE.
32 */
33
34#ifndef _PLATFORM_MSM7K_IRQS_H_
35#define _PLATFORM_MSM7K_IRQS_H_
36
Channagoud Kadabi3acfb742011-11-15 18:19:32 +053037extern int debug_timer;
38extern int gpt_timer;
39extern int usb_hs_int;
40
41#define GIC_PPI_START 16
Shashank Mittal246f8d02011-01-21 17:12:27 -080042#define INT_A9_M2A_0 0
43#define INT_A9_M2A_1 1
44#define INT_A9_M2A_2 2
45#define INT_A9_M2A_3 3
46#define INT_A9_M2A_4 4
47#define INT_A9_M2A_5 5
48#define INT_A9_M2A_6 6
Channagoud Kadabi3acfb742011-11-15 18:19:32 +053049#define INT_GP_TIMER_EXP gpt_timer
50#define INT_DEBUG_TIMER_EXP debug_timer
Shashank Mittal246f8d02011-01-21 17:12:27 -080051#define INT_UART1 9
52#define INT_UART2 10
53#define INT_UART3 11
54#define INT_UART1_RX 12
55#define INT_UART2_RX 13
56#define INT_UART3_RX 14
57#define INT_USB_OTG 15
58#define INT_MDDI_PRI 16
59#define INT_MDDI_EXT 17
60#define INT_MDDI_CLIENT 18
61#define INT_MDP 19
62#define INT_GRAPHICS 20
63#define INT_ADM_AARM 21
64#define INT_ADSP_A11 22
65#define INT_ADSP_A9_A11 23
66#define INT_SDC1_0 24
67#define INT_SDC1_1 25
68#define INT_SDC2_0 26
69#define INT_SDC2_1 27
70#define INT_KEYSENSE 28
71#define INT_TCHSCRN_SSBI 29
72#define INT_TCHSCRN1 30
73#define INT_TCHSCRN2 31
74
75#define INT_GPIO_GROUP1 (32 + 0)
76#define INT_GPIO_GROUP2 (32 + 1)
77#define INT_PWB_I2C (32 + 2)
78#define INT_NAND_WR_ER_DONE (32 + 3)
79#define INT_NAND_OP_DONE (32 + 4)
80#define INT_SOFTRESET (32 + 5)
81#define INT_PBUS_ARM11 (32 + 6)
82#define INT_AXI_MPU_SMI (32 + 7)
83#define INT_AXI_MPU_EBI1 (32 + 8)
84#define INT_AD_HSSD (32 + 9)
85#define INT_ARM11_PM (32 + 10)
86#define INT_ARM11_DMA (32 + 11)
87#define INT_TSIF_IRQ (32 + 12)
88#define INT_UART1DM_IRQ (32 + 13)
89#define INT_UART1DM_RX (32 + 14)
Channagoud Kadabi3acfb742011-11-15 18:19:32 +053090#define INT_USB_HS_VIC (32 + 15)
91#define INT_USB_HS_GIC (32 + 32 + 15)
92#define INT_USB_HS usb_hs_int
Shashank Mittal246f8d02011-01-21 17:12:27 -080093#define INT_SDC3_0 (32 + 16)
94#define INT_SDC3_1 (32 + 17)
95#define INT_SDC4_0 (32 + 18)
96#define INT_SDC4_1 (32 + 19)
97#define INT_UART2DM_RX (32 + 20)
98#define INT_UART2DM_IRQ (32 + 21)
99
100#define MSM_IRQ_BIT(irq) (1 << ((irq) & 31))
101
Channagoud Kadabi3acfb742011-11-15 18:19:32 +0530102#define NR_IRQS NR_IRQS_QGIC
103#define NR_IRQS_VIC 54
104#define NR_IRQS_QGIC 261
Shashank Mittal246f8d02011-01-21 17:12:27 -0800105
106#endif