tree bfa9ef16ae54f0b8eda888a0d8a3e4f5a52a5055
parent d91cfeb0aa79445fcfa9f523a5b57c5e9f4113ec
parent d5fd14803573e57941100d11dd9cf3e84d17e180
author Thomas Gleixner <tglx@linutronix.de> 1532016961 +0200
committer Thomas Gleixner <tglx@linutronix.de> 1532016961 +0200
mergetag object d5fd14803573e57941100d11dd9cf3e84d17e180
 type commit
 tag irqchip-4.18-3
 tagger Marc Zyngier <marc.zyngier@arm.com> 1532013256 +0100
 
 irqchip updates for 4.18, take #3
 
 - DT binding updates for Renesas r8a77470 and r8a77980 SoCs
 - DT binding update for Ingenic JZ4725B SoC
 - Fix stm32mp1's exti0 pin routing
 -----BEGIN PGP SIGNATURE-----
 
 iQJJBAABCAAzFiEEn9UcU+C1Yxj9lZw9I9DQutE9ekMFAltQq5gVHG1hcmMuenlu
 Z2llckBhcm0uY29tAAoJECPQ0LrRPXpDti4QAJpsSCe0utUD0TFC16zeRW4zxPW4
 D26t5hpz1jLSCDWnEX3d28XSHcIr6HaBuO2/5U6wDyVLKy0vl3BD8kuR1NRGtMSJ
 j+vbTGlUPpLBojWoG+JIUFMq8kHXkG1aiGnBzzBVclwX/3+rZciJy+wSe1zsWF0M
 xXMSh4GlZpVvAoTwkPloyc4fSxDBJrnXLK95dY9ioo/g9lghiYi98H8IMUGy1BXl
 auAUtmBoS8O34ahNkuqI9MPUVeg6sjj6VUNPAvUSXn/KGsxzW5K7OjYV89Bu4gul
 DPHCeql6UgUwl0cPaOU83do7Ham2su2SWngXJfi0zJ9Ac1J1P9EbszP5FVPhnWFo
 g8R7Q6rfRH9Dfm9v3rwe24tGpqR65l46tRC/sc24GcEsjfYvlYaS7g1qq6mSwMXo
 J0Pt4Aq09CAyIl7wDugAQ5/b83zS/GV5pB1cSXsUKEZr55QQxvTi9bAf/w7ZbUPI
 9//IV+DuWlbzZZ6RFmbdC+e0xPP/PR+pCQEF8h4kw6IVPrGcohYuD6PUDLKH4JCY
 Yl/BaA3bvj6ujAsGdH4uabkCtCMOhLc2mljcolSeMCQoXeSqWTdZQS4FSPzZMLuU
 /grBvt9oGDbsQxLEwWYxPDU8fxu7C3NYCD1E1N10PyuizLCdU/0m9wDXaYLlMngW
 nmBurESRnSAy24OQ
 =lJ5r
 -----END PGP SIGNATURE-----

Merge tag 'irqchip-4.18-3' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms into irq/core

Pull irqchip updates for 4.18, take #3 from Marc Zyngier

 - DT binding updates for Renesas r8a77470 and r8a77980 SoCs
 - DT binding update for Ingenic JZ4725B SoC
 - Fix stm32mp1's exti0 pin routing