| /* |
| * This file is dual-licensed: you can use it either under the terms |
| * of the GPL or the X11 license, at your option. Note that this dual |
| * licensing only applies to this file, and not this project as a |
| * whole. |
| * |
| * a) This file is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of the |
| * License, or (at your option) any later version. |
| * |
| * This file is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * Or, alternatively, |
| * |
| * b) Permission is hereby granted, free of charge, to any person |
| * obtaining a copy of this software and associated documentation |
| * files (the "Software"), to deal in the Software without |
| * restriction, including without limitation the rights to use, |
| * copy, modify, merge, publish, distribute, sublicense, and/or |
| * sell copies of the Software, and to permit persons to whom the |
| * Software is furnished to do so, subject to the following |
| * conditions: |
| * |
| * The above copyright notice and this permission notice shall be |
| * included in all copies or substantial portions of the Software. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
| * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES |
| * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND |
| * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT |
| * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
| * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
| * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| * OTHER DEALINGS IN THE SOFTWARE. |
| */ |
| |
| #include <dt-bindings/gpio/gpio.h> |
| #include <dt-bindings/interrupt-controller/irq.h> |
| #include <dt-bindings/interrupt-controller/arm-gic.h> |
| #include <dt-bindings/pinctrl/rockchip.h> |
| #include <dt-bindings/clock/rk3228-cru.h> |
| #include <dt-bindings/thermal/thermal.h> |
| |
| / { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| |
| interrupt-parent = <&gic>; |
| |
| aliases { |
| serial0 = &uart0; |
| serial1 = &uart1; |
| serial2 = &uart2; |
| }; |
| |
| cpus { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| cpu0: cpu@f00 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a7"; |
| reg = <0xf00>; |
| resets = <&cru SRST_CORE0>; |
| operating-points = < |
| /* KHz uV */ |
| 816000 1000000 |
| >; |
| #cooling-cells = <2>; /* min followed by max */ |
| clock-latency = <40000>; |
| clocks = <&cru ARMCLK>; |
| }; |
| |
| cpu1: cpu@f01 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a7"; |
| reg = <0xf01>; |
| resets = <&cru SRST_CORE1>; |
| }; |
| |
| cpu2: cpu@f02 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a7"; |
| reg = <0xf02>; |
| resets = <&cru SRST_CORE2>; |
| }; |
| |
| cpu3: cpu@f03 { |
| device_type = "cpu"; |
| compatible = "arm,cortex-a7"; |
| reg = <0xf03>; |
| resets = <&cru SRST_CORE3>; |
| }; |
| }; |
| |
| amba { |
| compatible = "simple-bus"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| |
| pdma: pdma@110f0000 { |
| compatible = "arm,pl330", "arm,primecell"; |
| reg = <0x110f0000 0x4000>; |
| interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>; |
| #dma-cells = <1>; |
| clocks = <&cru ACLK_DMAC>; |
| clock-names = "apb_pclk"; |
| }; |
| }; |
| |
| arm-pmu { |
| compatible = "arm,cortex-a7-pmu"; |
| interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; |
| }; |
| |
| timer { |
| compatible = "arm,armv7-timer"; |
| arm,cpu-registers-not-fw-configured; |
| interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, |
| <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, |
| <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>, |
| <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; |
| clock-frequency = <24000000>; |
| }; |
| |
| xin24m: oscillator { |
| compatible = "fixed-clock"; |
| clock-frequency = <24000000>; |
| clock-output-names = "xin24m"; |
| #clock-cells = <0>; |
| }; |
| |
| i2s1: i2s1@100b0000 { |
| compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s"; |
| reg = <0x100b0000 0x4000>; |
| interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2s_clk", "i2s_hclk"; |
| clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>; |
| dmas = <&pdma 14>, <&pdma 15>; |
| dma-names = "tx", "rx"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&i2s1_bus>; |
| status = "disabled"; |
| }; |
| |
| i2s0: i2s0@100c0000 { |
| compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s"; |
| reg = <0x100c0000 0x4000>; |
| interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2s_clk", "i2s_hclk"; |
| clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>; |
| dmas = <&pdma 11>, <&pdma 12>; |
| dma-names = "tx", "rx"; |
| status = "disabled"; |
| }; |
| |
| i2s2: i2s2@100e0000 { |
| compatible = "rockchip,rk3228-i2s", "rockchip,rk3066-i2s"; |
| reg = <0x100e0000 0x4000>; |
| interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2s_clk", "i2s_hclk"; |
| clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>; |
| dmas = <&pdma 0>, <&pdma 1>; |
| dma-names = "tx", "rx"; |
| status = "disabled"; |
| }; |
| |
| grf: syscon@11000000 { |
| compatible = "syscon"; |
| reg = <0x11000000 0x1000>; |
| }; |
| |
| uart0: serial@11010000 { |
| compatible = "snps,dw-apb-uart"; |
| reg = <0x11010000 0x100>; |
| interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>; |
| clock-frequency = <24000000>; |
| clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>; |
| clock-names = "baudclk", "apb_pclk"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>; |
| reg-shift = <2>; |
| reg-io-width = <4>; |
| status = "disabled"; |
| }; |
| |
| uart1: serial@11020000 { |
| compatible = "snps,dw-apb-uart"; |
| reg = <0x11020000 0x100>; |
| interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>; |
| clock-frequency = <24000000>; |
| clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>; |
| clock-names = "baudclk", "apb_pclk"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&uart1_xfer>; |
| reg-shift = <2>; |
| reg-io-width = <4>; |
| status = "disabled"; |
| }; |
| |
| uart2: serial@11030000 { |
| compatible = "snps,dw-apb-uart"; |
| reg = <0x11030000 0x100>; |
| interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>; |
| clock-frequency = <24000000>; |
| clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>; |
| clock-names = "baudclk", "apb_pclk"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&uart2_xfer>; |
| reg-shift = <2>; |
| reg-io-width = <4>; |
| status = "disabled"; |
| }; |
| |
| i2c0: i2c@11050000 { |
| compatible = "rockchip,rk3228-i2c"; |
| reg = <0x11050000 0x1000>; |
| interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2c"; |
| clocks = <&cru PCLK_I2C0>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&i2c0_xfer>; |
| status = "disabled"; |
| }; |
| |
| i2c1: i2c@11060000 { |
| compatible = "rockchip,rk3228-i2c"; |
| reg = <0x11060000 0x1000>; |
| interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2c"; |
| clocks = <&cru PCLK_I2C1>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&i2c1_xfer>; |
| status = "disabled"; |
| }; |
| |
| i2c2: i2c@11070000 { |
| compatible = "rockchip,rk3228-i2c"; |
| reg = <0x11070000 0x1000>; |
| interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2c"; |
| clocks = <&cru PCLK_I2C2>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&i2c2_xfer>; |
| status = "disabled"; |
| }; |
| |
| i2c3: i2c@11080000 { |
| compatible = "rockchip,rk3228-i2c"; |
| reg = <0x11080000 0x1000>; |
| interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-names = "i2c"; |
| clocks = <&cru PCLK_I2C3>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&i2c3_xfer>; |
| status = "disabled"; |
| }; |
| |
| pwm0: pwm@110b0000 { |
| compatible = "rockchip,rk3288-pwm"; |
| reg = <0x110b0000 0x10>; |
| #pwm-cells = <3>; |
| clocks = <&cru PCLK_PWM>; |
| clock-names = "pwm"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pwm0_pin>; |
| status = "disabled"; |
| }; |
| |
| pwm1: pwm@110b0010 { |
| compatible = "rockchip,rk3288-pwm"; |
| reg = <0x110b0010 0x10>; |
| #pwm-cells = <3>; |
| clocks = <&cru PCLK_PWM>; |
| clock-names = "pwm"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pwm1_pin>; |
| status = "disabled"; |
| }; |
| |
| pwm2: pwm@110b0020 { |
| compatible = "rockchip,rk3288-pwm"; |
| reg = <0x110b0020 0x10>; |
| #pwm-cells = <3>; |
| clocks = <&cru PCLK_PWM>; |
| clock-names = "pwm"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pwm2_pin>; |
| status = "disabled"; |
| }; |
| |
| pwm3: pwm@110b0030 { |
| compatible = "rockchip,rk3288-pwm"; |
| reg = <0x110b0030 0x10>; |
| #pwm-cells = <2>; |
| clocks = <&cru PCLK_PWM>; |
| clock-names = "pwm"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pwm3_pin>; |
| status = "disabled"; |
| }; |
| |
| timer: timer@110c0000 { |
| compatible = "rockchip,rk3288-timer"; |
| reg = <0x110c0000 0x20>; |
| interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&xin24m>, <&cru PCLK_TIMER>; |
| clock-names = "timer", "pclk"; |
| }; |
| |
| cru: clock-controller@110e0000 { |
| compatible = "rockchip,rk3228-cru"; |
| reg = <0x110e0000 0x1000>; |
| rockchip,grf = <&grf>; |
| #clock-cells = <1>; |
| #reset-cells = <1>; |
| assigned-clocks = <&cru PLL_GPLL>; |
| assigned-clock-rates = <594000000>; |
| }; |
| |
| thermal-zones { |
| cpu_thermal: cpu-thermal { |
| polling-delay-passive = <100>; /* milliseconds */ |
| polling-delay = <5000>; /* milliseconds */ |
| |
| thermal-sensors = <&tsadc 0>; |
| |
| trips { |
| cpu_alert0: cpu_alert0 { |
| temperature = <70000>; /* millicelsius */ |
| hysteresis = <2000>; /* millicelsius */ |
| type = "passive"; |
| }; |
| cpu_alert1: cpu_alert1 { |
| temperature = <75000>; /* millicelsius */ |
| hysteresis = <2000>; /* millicelsius */ |
| type = "passive"; |
| }; |
| cpu_crit: cpu_crit { |
| temperature = <90000>; /* millicelsius */ |
| hysteresis = <2000>; /* millicelsius */ |
| type = "critical"; |
| }; |
| }; |
| |
| cooling-maps { |
| map0 { |
| trip = <&cpu_alert0>; |
| cooling-device = |
| <&cpu0 THERMAL_NO_LIMIT 6>; |
| }; |
| map1 { |
| trip = <&cpu_alert1>; |
| cooling-device = |
| <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; |
| }; |
| }; |
| }; |
| }; |
| |
| tsadc: tsadc@11150000 { |
| compatible = "rockchip,rk3228-tsadc"; |
| reg = <0x11150000 0x100>; |
| interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>; |
| clock-names = "tsadc", "apb_pclk"; |
| resets = <&cru SRST_TSADC>; |
| reset-names = "tsadc-apb"; |
| pinctrl-names = "init", "default", "sleep"; |
| pinctrl-0 = <&otp_gpio>; |
| pinctrl-1 = <&otp_out>; |
| pinctrl-2 = <&otp_gpio>; |
| #thermal-sensor-cells = <0>; |
| rockchip,hw-tshut-temp = <95000>; |
| status = "disabled"; |
| }; |
| |
| emmc: dwmmc@30020000 { |
| compatible = "rockchip,rk3288-dw-mshc"; |
| reg = <0x30020000 0x4000>; |
| interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; |
| clock-frequency = <37500000>; |
| max-frequency = <37500000>; |
| clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>, |
| <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>; |
| clock-names = "biu", "ciu", "ciu_drv", "ciu_sample"; |
| bus-width = <8>; |
| default-sample-phase = <158>; |
| num-slots = <1>; |
| fifo-depth = <0x100>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>; |
| status = "disabled"; |
| }; |
| |
| gmac: ethernet@30200000 { |
| compatible = "rockchip,rk3228-gmac"; |
| reg = <0x30200000 0x10000>; |
| interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "macirq"; |
| clocks = <&cru SCLK_MAC>, <&cru SCLK_MAC_RX>, |
| <&cru SCLK_MAC_TX>, <&cru SCLK_MAC_REF>, |
| <&cru SCLK_MAC_REFOUT>, <&cru ACLK_GMAC>, |
| <&cru PCLK_GMAC>; |
| clock-names = "stmmaceth", "mac_clk_rx", |
| "mac_clk_tx", "clk_mac_ref", |
| "clk_mac_refout", "aclk_mac", |
| "pclk_mac"; |
| resets = <&cru SRST_GMAC>; |
| reset-names = "stmmaceth"; |
| rockchip,grf = <&grf>; |
| status = "disabled"; |
| }; |
| |
| gic: interrupt-controller@32010000 { |
| compatible = "arm,gic-400"; |
| interrupt-controller; |
| #interrupt-cells = <3>; |
| #address-cells = <0>; |
| |
| reg = <0x32011000 0x1000>, |
| <0x32012000 0x2000>, |
| <0x32014000 0x2000>, |
| <0x32016000 0x2000>; |
| interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; |
| }; |
| |
| pinctrl: pinctrl { |
| compatible = "rockchip,rk3228-pinctrl"; |
| rockchip,grf = <&grf>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| ranges; |
| |
| gpio0: gpio0@11110000 { |
| compatible = "rockchip,gpio-bank"; |
| reg = <0x11110000 0x100>; |
| interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cru PCLK_GPIO0>; |
| |
| gpio-controller; |
| #gpio-cells = <2>; |
| |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| gpio1: gpio1@11120000 { |
| compatible = "rockchip,gpio-bank"; |
| reg = <0x11120000 0x100>; |
| interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cru PCLK_GPIO1>; |
| |
| gpio-controller; |
| #gpio-cells = <2>; |
| |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| gpio2: gpio2@11130000 { |
| compatible = "rockchip,gpio-bank"; |
| reg = <0x11130000 0x100>; |
| interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cru PCLK_GPIO2>; |
| |
| gpio-controller; |
| #gpio-cells = <2>; |
| |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| gpio3: gpio3@11140000 { |
| compatible = "rockchip,gpio-bank"; |
| reg = <0x11140000 0x100>; |
| interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&cru PCLK_GPIO3>; |
| |
| gpio-controller; |
| #gpio-cells = <2>; |
| |
| interrupt-controller; |
| #interrupt-cells = <2>; |
| }; |
| |
| pcfg_pull_up: pcfg-pull-up { |
| bias-pull-up; |
| }; |
| |
| pcfg_pull_down: pcfg-pull-down { |
| bias-pull-down; |
| }; |
| |
| pcfg_pull_none: pcfg-pull-none { |
| bias-disable; |
| }; |
| |
| pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma { |
| drive-strength = <12>; |
| }; |
| |
| emmc { |
| emmc_clk: emmc-clk { |
| rockchip,pins = <2 7 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| |
| emmc_cmd: emmc-cmd { |
| rockchip,pins = <1 22 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| |
| emmc_bus8: emmc-bus8 { |
| rockchip,pins = <1 24 RK_FUNC_2 &pcfg_pull_none>, |
| <1 25 RK_FUNC_2 &pcfg_pull_none>, |
| <1 26 RK_FUNC_2 &pcfg_pull_none>, |
| <1 27 RK_FUNC_2 &pcfg_pull_none>, |
| <1 28 RK_FUNC_2 &pcfg_pull_none>, |
| <1 29 RK_FUNC_2 &pcfg_pull_none>, |
| <1 30 RK_FUNC_2 &pcfg_pull_none>, |
| <1 31 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| gmac { |
| rgmii_pins: rgmii-pins { |
| rockchip,pins = <2 14 RK_FUNC_1 &pcfg_pull_none>, |
| <2 12 RK_FUNC_1 &pcfg_pull_none>, |
| <2 25 RK_FUNC_1 &pcfg_pull_none>, |
| <2 19 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 18 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 22 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 23 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 9 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 13 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 17 RK_FUNC_1 &pcfg_pull_none>, |
| <2 16 RK_FUNC_1 &pcfg_pull_none>, |
| <2 21 RK_FUNC_2 &pcfg_pull_none>, |
| <2 20 RK_FUNC_2 &pcfg_pull_none>, |
| <2 11 RK_FUNC_1 &pcfg_pull_none>, |
| <2 8 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| rmii_pins: rmii-pins { |
| rockchip,pins = <2 14 RK_FUNC_1 &pcfg_pull_none>, |
| <2 12 RK_FUNC_1 &pcfg_pull_none>, |
| <2 25 RK_FUNC_1 &pcfg_pull_none>, |
| <2 19 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 18 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 13 RK_FUNC_1 &pcfg_pull_none_drv_12ma>, |
| <2 17 RK_FUNC_1 &pcfg_pull_none>, |
| <2 16 RK_FUNC_1 &pcfg_pull_none>, |
| <2 8 RK_FUNC_1 &pcfg_pull_none>, |
| <2 15 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| phy_pins: phy-pins { |
| rockchip,pins = <2 14 RK_FUNC_2 &pcfg_pull_none>, |
| <2 8 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| i2c0 { |
| i2c0_xfer: i2c0-xfer { |
| rockchip,pins = <0 0 RK_FUNC_1 &pcfg_pull_none>, |
| <0 1 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| i2c1 { |
| i2c1_xfer: i2c1-xfer { |
| rockchip,pins = <0 2 RK_FUNC_1 &pcfg_pull_none>, |
| <0 3 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| i2c2 { |
| i2c2_xfer: i2c2-xfer { |
| rockchip,pins = <2 20 RK_FUNC_1 &pcfg_pull_none>, |
| <2 21 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| i2c3 { |
| i2c3_xfer: i2c3-xfer { |
| rockchip,pins = <0 6 RK_FUNC_1 &pcfg_pull_none>, |
| <0 7 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| i2s1 { |
| i2s1_bus: i2s1-bus { |
| rockchip,pins = <0 8 RK_FUNC_1 &pcfg_pull_none>, |
| <0 9 RK_FUNC_1 &pcfg_pull_none>, |
| <0 11 RK_FUNC_1 &pcfg_pull_none>, |
| <0 12 RK_FUNC_1 &pcfg_pull_none>, |
| <0 13 RK_FUNC_1 &pcfg_pull_none>, |
| <0 14 RK_FUNC_1 &pcfg_pull_none>, |
| <1 2 RK_FUNC_1 &pcfg_pull_none>, |
| <1 4 RK_FUNC_1 &pcfg_pull_none>, |
| <1 5 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| pwm0 { |
| pwm0_pin: pwm0-pin { |
| rockchip,pins = <3 21 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| pwm1 { |
| pwm1_pin: pwm1-pin { |
| rockchip,pins = <0 30 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| pwm2 { |
| pwm2_pin: pwm2-pin { |
| rockchip,pins = <1 12 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| pwm3 { |
| pwm3_pin: pwm3-pin { |
| rockchip,pins = <1 11 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| tsadc { |
| otp_gpio: otp-gpio { |
| rockchip,pins = <0 24 RK_FUNC_GPIO &pcfg_pull_none>; |
| }; |
| |
| otp_out: otp-out { |
| rockchip,pins = <0 24 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| }; |
| |
| uart0 { |
| uart0_xfer: uart0-xfer { |
| rockchip,pins = <2 26 RK_FUNC_1 &pcfg_pull_none>, |
| <2 27 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| uart0_cts: uart0-cts { |
| rockchip,pins = <2 29 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| uart0_rts: uart0-rts { |
| rockchip,pins = <0 17 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| uart1 { |
| uart1_xfer: uart1-xfer { |
| rockchip,pins = <1 9 RK_FUNC_1 &pcfg_pull_none>, |
| <1 10 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| uart1_cts: uart1-cts { |
| rockchip,pins = <1 8 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| uart1_rts: uart1-rts { |
| rockchip,pins = <1 11 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| |
| uart2 { |
| uart2_xfer: uart2-xfer { |
| rockchip,pins = <1 18 RK_FUNC_2 &pcfg_pull_none>, |
| <1 19 RK_FUNC_2 &pcfg_pull_none>; |
| }; |
| |
| uart2_cts: uart2-cts { |
| rockchip,pins = <0 25 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| |
| uart2_rts: uart2-rts { |
| rockchip,pins = <0 24 RK_FUNC_1 &pcfg_pull_none>; |
| }; |
| }; |
| }; |
| }; |