tree add069f85de77446e22a8ce99de80507bd25bfd0
parent d770e558e21961ad6cfdf0ff7df0eb5d7d4f0754
author Heiko Stuebner <heiko@sntech.de> 1434637108 +0200
committer Stephen Boyd <sboyd@codeaurora.org> 1436220203 -0700

clk: rockchip: rk3288: add CLK_SET_RATE_PARENT to sclk_mac

The dwmac ethernet controller on the rk3288 supports phys connected
via rgmii and rmii. With rgmii phys it is expected that the mac clock
is provided externally while with rmii phys the clock can be external
but also generated from the plls. In the later case it of course needs
be at 50MHz, which gets set from the dwmac_rk driver.
As most devices use a rgmii phy it never surfaced so far that the mac
clk mux, doesn't go up one lever to the pll clock in the rmii case with
internal clock generation, as it is missing the CLK_SET_RATE_PARENT flag,
and thus will not set the correct frequency in most cases.

Fixes: b9e4ba541607 ("clk: rockchip: add clock controller for rk3288")
Cc: stable@vger.kernel.org
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>