drivers/thermal/tegra/tegra-soctherm.c - kernel/msm-4.19 - Gitiles

 /*
  * Copyright (c) 2014, NVIDIA CORPORATION.  All rights reserved.
  *
  * Author:
  *	Mikko Perttunen <mperttunen@nvidia.com>
  *
  * This software is licensed under the terms of the GNU General Public
  * License version 2, as published by the Free Software Foundation, and
  * may be copied, distributed, and modified under those terms.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
  *
  */

 #include <linux/bitops.h>
 #include <linux/clk.h>
 #include <linux/delay.h>
 #include <linux/err.h>
 #include <linux/interrupt.h>
 #include <linux/io.h>
 #include <linux/module.h>
 #include <linux/of.h>
 #include <linux/platform_device.h>
 #include <linux/reset.h>
 #include <linux/thermal.h>

 #include <soc/tegra/fuse.h>
 #include <dt-bindings/thermal/tegra124-soctherm.h>

 #define SENSOR_CONFIG0				0
 #define SENSOR_CONFIG0_STOP			BIT(0)
 #define SENSOR_CONFIG0_TALL_SHIFT		8
 #define SENSOR_CONFIG0_TCALC_OVER		BIT(4)
 #define SENSOR_CONFIG0_OVER			BIT(3)
 #define SENSOR_CONFIG0_CPTR_OVER		BIT(2)

 #define SENSOR_CONFIG1				4
 #define SENSOR_CONFIG1_TSAMPLE_SHIFT		0
 #define SENSOR_CONFIG1_TIDDQ_EN_SHIFT		15
 #define SENSOR_CONFIG1_TEN_COUNT_SHIFT		24
 #define SENSOR_CONFIG1_TEMP_ENABLE		BIT(31)

 #define SENSOR_CONFIG2				8
 #define SENSOR_CONFIG2_THERMA_SHIFT		16
 #define SENSOR_CONFIG2_THERMB_SHIFT		0

 #define SENSOR_PDIV				0x1c0
 #define SENSOR_PDIV_CPU_MASK			(0xf << 12)
 #define SENSOR_PDIV_GPU_MASK			(0xf << 8)
 #define SENSOR_PDIV_MEM_MASK			(0xf << 4)
 #define SENSOR_PDIV_PLLX_MASK			(0xf << 0)

 #define SENSOR_HOTSPOT_OFF			0x1c4
 #define SENSOR_HOTSPOT_CPU_MASK			(0xff << 16)
 #define SENSOR_HOTSPOT_GPU_MASK			(0xff << 8)
 #define SENSOR_HOTSPOT_MEM_MASK			(0xff << 0)

 #define SENSOR_TEMP1				0x1c8
 #define SENSOR_TEMP1_CPU_TEMP_MASK		(0xffff << 16)
 #define SENSOR_TEMP1_GPU_TEMP_MASK		0xffff
 #define SENSOR_TEMP2				0x1cc
 #define SENSOR_TEMP2_MEM_TEMP_MASK		(0xffff << 16)
 #define SENSOR_TEMP2_PLLX_TEMP_MASK		0xffff

 #define READBACK_VALUE_MASK			0xff00
 #define READBACK_VALUE_SHIFT			8
 #define READBACK_ADD_HALF			BIT(7)
 #define READBACK_NEGATE				BIT(0)

 #define FUSE_TSENSOR8_CALIB			0x180
 #define FUSE_SPARE_REALIGNMENT_REG_0		0x1fc

 #define FUSE_TSENSOR_CALIB_CP_TS_BASE_MASK	0x1fff
 #define FUSE_TSENSOR_CALIB_FT_TS_BASE_MASK	(0x1fff << 13)
 #define FUSE_TSENSOR_CALIB_FT_TS_BASE_SHIFT	13

 #define FUSE_TSENSOR8_CALIB_CP_TS_BASE_MASK	0x3ff
 #define FUSE_TSENSOR8_CALIB_FT_TS_BASE_MASK	(0x7ff << 10)
 #define FUSE_TSENSOR8_CALIB_FT_TS_BASE_SHIFT	10

 #define FUSE_SPARE_REALIGNMENT_REG_SHIFT_CP_MASK 0x3f
 #define FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_MASK (0x1f << 21)
 #define FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_SHIFT 21

 #define NOMINAL_CALIB_FT_T124			105
 #define NOMINAL_CALIB_CP_T124			25

 /* get val from register(r) mask bits(m) */
 #define REG_GET_MASK(r, m)	(((r) & (m)) >> (ffs(m) - 1))
 /* set val(v) to mask bits(m) of register(r) */
 #define REG_SET_MASK(r, m, v)	(((r) & ~(m)) | \
 				 (((v) & (m >> (ffs(m) - 1))) << (ffs(m) - 1)))

 /**
  * struct tegra_tsensor_group - SOC_THERM sensor group data
  * @name: short name of the temperature sensor group
  * @id: numeric ID of the temperature sensor group
  * @sensor_temp_offset: offset of the SENSOR_TEMP* register
  * @sensor_temp_mask: bit mask for this sensor group in SENSOR_TEMP* register
  * @pdiv: the sensor count post-divider to use during runtime
  * @pdiv_ate: the sensor count post-divider used during automated test
  * @pdiv_mask: register bitfield mask for the PDIV field for this sensor
  * @pllx_hotspot_diff: hotspot offset from the PLLX sensor, must be 0 for
     PLLX sensor group
  * @pllx_hotspot_mask: register bitfield mask for the HOTSPOT field
  */
 struct tegra_tsensor_group {
 	const char	*name;
 	u8		id;
 	u16		sensor_temp_offset;
 	u32		sensor_temp_mask;
 	u32		pdiv, pdiv_ate, pdiv_mask;
 	u32		pllx_hotspot_diff, pllx_hotspot_mask;
 };

 struct tegra_tsensor_configuration {
 	u32 tall, tiddq_en, ten_count, tsample, tsample_ate;
 };

 struct tegra_tsensor {
 	const struct tegra_tsensor_configuration *config;
 	u32 base, calib_fuse_offset;
 	/* Correction values used to modify values read from calibration fuses */
 	s32 fuse_corr_alpha, fuse_corr_beta;
 	const struct tegra_tsensor_group *group;
 };

 struct tegra_thermctl_zone {
 	void __iomem *reg;
 	u32 mask;
 };

 static const struct tegra_tsensor_configuration t124_tsensor_config = {
 	.tall = 16300,
 	.tiddq_en = 1,
 	.ten_count = 1,
 	.tsample = 120,
 	.tsample_ate = 480,
 };

 static const struct tegra_tsensor_group tegra124_tsensor_group_cpu = {
 	.id				= TEGRA124_SOCTHERM_SENSOR_CPU,
 	.name				= "cpu",
 	.sensor_temp_offset		= SENSOR_TEMP1,
 	.sensor_temp_mask		= SENSOR_TEMP1_CPU_TEMP_MASK,
 	.pdiv				= 8,
 	.pdiv_ate			= 8,
 	.pdiv_mask			= SENSOR_PDIV_CPU_MASK,
 	.pllx_hotspot_diff		= 10,
 	.pllx_hotspot_mask		= SENSOR_HOTSPOT_CPU_MASK,
 };

 static const struct tegra_tsensor_group tegra124_tsensor_group_gpu = {
 	.id				= TEGRA124_SOCTHERM_SENSOR_GPU,
 	.name				= "gpu",
 	.sensor_temp_offset		= SENSOR_TEMP1,
 	.sensor_temp_mask		= SENSOR_TEMP1_GPU_TEMP_MASK,
 	.pdiv				= 8,
 	.pdiv_ate			= 8,
 	.pdiv_mask			= SENSOR_PDIV_GPU_MASK,
 	.pllx_hotspot_diff		= 5,
 	.pllx_hotspot_mask		= SENSOR_HOTSPOT_GPU_MASK,
 };

 static const struct tegra_tsensor_group tegra124_tsensor_group_pll = {
 	.id				= TEGRA124_SOCTHERM_SENSOR_PLLX,
 	.name				= "pll",
 	.sensor_temp_offset		= SENSOR_TEMP2,
 	.sensor_temp_mask		= SENSOR_TEMP2_PLLX_TEMP_MASK,
 	.pdiv				= 8,
 	.pdiv_ate			= 8,
 	.pdiv_mask			= SENSOR_PDIV_PLLX_MASK,
 	.pllx_hotspot_diff		= 0,
 	.pllx_hotspot_mask		= SENSOR_HOTSPOT_MEM_MASK,
 };

 static const struct tegra_tsensor_group tegra124_tsensor_group_mem = {
 	.id				= TEGRA124_SOCTHERM_SENSOR_MEM,
 	.name				= "mem",
 	.sensor_temp_offset		= SENSOR_TEMP2,
 	.sensor_temp_mask		= SENSOR_TEMP2_MEM_TEMP_MASK,
 	.pdiv				= 8,
 	.pdiv_ate			= 8,
 	.pdiv_mask			= SENSOR_PDIV_MEM_MASK,
 };

 static const struct tegra_tsensor_group *
 tegra124_tsensor_groups[TEGRA124_SOCTHERM_SENSOR_NUM] = {
 	&tegra124_tsensor_group_cpu,
 	&tegra124_tsensor_group_gpu,
 	&tegra124_tsensor_group_pll,
 	&tegra124_tsensor_group_mem,
 };

 static const struct tegra_tsensor t124_tsensors[] = {
 	{
 		.config = &t124_tsensor_config,
 		.base = 0xc0,
 		.calib_fuse_offset = 0x098,
 		.fuse_corr_alpha = 1135400,
 		.fuse_corr_beta = -6266900,
 		.group = &tegra124_tsensor_group_cpu,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0xe0,
 		.calib_fuse_offset = 0x084,
 		.fuse_corr_alpha = 1122220,
 		.fuse_corr_beta = -5700700,
 		.group = &tegra124_tsensor_group_cpu,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x100,
 		.calib_fuse_offset = 0x088,
 		.fuse_corr_alpha = 1127000,
 		.fuse_corr_beta = -6768200,
 		.group = &tegra124_tsensor_group_cpu,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x120,
 		.calib_fuse_offset = 0x12c,
 		.fuse_corr_alpha = 1110900,
 		.fuse_corr_beta = -6232000,
 		.group = &tegra124_tsensor_group_cpu,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x140,
 		.calib_fuse_offset = 0x158,
 		.fuse_corr_alpha = 1122300,
 		.fuse_corr_beta = -5936400,
 		.group = &tegra124_tsensor_group_mem,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x160,
 		.calib_fuse_offset = 0x15c,
 		.fuse_corr_alpha = 1145700,
 		.fuse_corr_beta = -7124600,
 		.group = &tegra124_tsensor_group_mem,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x180,
 		.calib_fuse_offset = 0x154,
 		.fuse_corr_alpha = 1120100,
 		.fuse_corr_beta = -6000500,
 		.group = &tegra124_tsensor_group_gpu,
 	},
 	{
 		.config = &t124_tsensor_config,
 		.base = 0x1a0,
 		.calib_fuse_offset = 0x160,
 		.fuse_corr_alpha = 1106500,
 		.fuse_corr_beta = -6729300,
 		.group = &tegra124_tsensor_group_pll,
 	},
 };

 struct tegra_soctherm {
 	struct reset_control *reset;
 	struct clk *clock_tsensor;
 	struct clk *clock_soctherm;
 	void __iomem *regs;
 };

 struct tsensor_shared_calibration {
 	u32 base_cp, base_ft;
 	u32 actual_temp_cp, actual_temp_ft;
 };

 static int calculate_shared_calibration(struct tsensor_shared_calibration *r)
 {
 	u32 val, shifted_cp, shifted_ft;
 	int err;

 	err = tegra_fuse_readl(FUSE_TSENSOR8_CALIB, &val);
 	if (err)
 		return err;
 	r->base_cp = val & FUSE_TSENSOR8_CALIB_CP_TS_BASE_MASK;
 	r->base_ft = (val & FUSE_TSENSOR8_CALIB_FT_TS_BASE_MASK)
 		>> FUSE_TSENSOR8_CALIB_FT_TS_BASE_SHIFT;
 	val = ((val & FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_MASK)
 		>> FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_SHIFT);
 	shifted_ft = sign_extend32(val, 4);

 	err = tegra_fuse_readl(FUSE_SPARE_REALIGNMENT_REG_0, &val);
 	if (err)
 		return err;
 	shifted_cp = sign_extend32(val, 5);

 	r->actual_temp_cp = 2 * NOMINAL_CALIB_CP_T124 + shifted_cp;
 	r->actual_temp_ft = 2 * NOMINAL_CALIB_FT_T124 + shifted_ft;

 	return 0;
 }

 static s64 div64_s64_precise(s64 a, s64 b)
 {
 	s64 r, al;

 	/* Scale up for increased precision division */
 	al = a << 16;

 	r = div64_s64(al * 2 + 1, 2 * b);
 	return r >> 16;
 }

 static int
 calculate_tsensor_calibration(const struct tegra_tsensor *sensor,
 			      const struct tsensor_shared_calibration *shared,
 			      u32 *calib)
 {
 	u32 val;
 	s32 actual_tsensor_ft, actual_tsensor_cp, delta_sens, delta_temp,
 	    mult, div;
 	s16 therma, thermb;
 	s64 tmp;
 	int err;

 	err = tegra_fuse_readl(sensor->calib_fuse_offset, &val);
 	if (err)
 		return err;

 	actual_tsensor_cp = (shared->base_cp * 64) + sign_extend32(val, 12);
 	val = (val & FUSE_TSENSOR_CALIB_FT_TS_BASE_MASK)
 		>> FUSE_TSENSOR_CALIB_FT_TS_BASE_SHIFT;
 	actual_tsensor_ft = (shared->base_ft * 32) + sign_extend32(val, 12);

 	delta_sens = actual_tsensor_ft - actual_tsensor_cp;
 	delta_temp = shared->actual_temp_ft - shared->actual_temp_cp;

 	mult = sensor->group->pdiv * sensor->config->tsample_ate;
 	div = sensor->config->tsample * sensor->group->pdiv_ate;

 	therma = div64_s64_precise((s64) delta_temp * (1LL << 13) * mult,
 				   (s64) delta_sens * div);

 	tmp = (s64)actual_tsensor_ft * shared->actual_temp_cp -
 	      (s64)actual_tsensor_cp * shared->actual_temp_ft;
 	thermb = div64_s64_precise(tmp, (s64)delta_sens);

 	therma = div64_s64_precise((s64)therma * sensor->fuse_corr_alpha,
 				   (s64)1000000LL);
 	thermb = div64_s64_precise((s64)thermb * sensor->fuse_corr_alpha +
 				   sensor->fuse_corr_beta, (s64)1000000LL);

 	*calib = ((u16)therma << SENSOR_CONFIG2_THERMA_SHIFT) |
 		 ((u16)thermb << SENSOR_CONFIG2_THERMB_SHIFT);

 	return 0;
 }

 static int enable_tsensor(struct tegra_soctherm *tegra,
 			  const struct tegra_tsensor *sensor,
 			  const struct tsensor_shared_calibration *shared)
 {
 	void __iomem *base = tegra->regs + sensor->base;
 	unsigned int val;
 	u32 calib;
 	int err;

 	err = calculate_tsensor_calibration(sensor, shared, &calib);
 	if (err)
 		return err;

 	val = sensor->config->tall << SENSOR_CONFIG0_TALL_SHIFT;
 	writel(val, base + SENSOR_CONFIG0);

 	val  = (sensor->config->tsample - 1) << SENSOR_CONFIG1_TSAMPLE_SHIFT;
 	val |= sensor->config->tiddq_en << SENSOR_CONFIG1_TIDDQ_EN_SHIFT;
 	val |= sensor->config->ten_count << SENSOR_CONFIG1_TEN_COUNT_SHIFT;
 	val |= SENSOR_CONFIG1_TEMP_ENABLE;
 	writel(val, base + SENSOR_CONFIG1);

 	writel(calib, base + SENSOR_CONFIG2);

 	return 0;
 }

 /*
  * Translate from soctherm readback format to millicelsius.
  * The soctherm readback format in bits is as follows:
  *   TTTTTTTT H______N
  * where T's contain the temperature in Celsius,
  * H denotes an addition of 0.5 Celsius and N denotes negation
  * of the final value.
  */
 static int translate_temp(u16 val)
 {
 	long t;

 	t = ((val & READBACK_VALUE_MASK) >> READBACK_VALUE_SHIFT) * 1000;
 	if (val & READBACK_ADD_HALF)
 		t += 500;
 	if (val & READBACK_NEGATE)
 		t *= -1;

 	return t;
 }

 static int tegra_thermctl_get_temp(void *data, int *out_temp)
 {
 	struct tegra_thermctl_zone *zone = data;
 	u32 val;

 	val = readl(zone->reg);
 	val = REG_GET_MASK(val, zone->mask);
 	*out_temp = translate_temp(val);

 	return 0;
 }

 static const struct thermal_zone_of_device_ops tegra_of_thermal_ops = {
 	.get_temp = tegra_thermctl_get_temp,
 };

 static const struct of_device_id tegra_soctherm_of_match[] = {
 	{ .compatible = "nvidia,tegra124-soctherm" },
 	{ },
 };
 MODULE_DEVICE_TABLE(of, tegra_soctherm_of_match);

 static int tegra_soctherm_probe(struct platform_device *pdev)
 {
 	struct tegra_soctherm *tegra;
 	struct thermal_zone_device *z;
 	struct tsensor_shared_calibration shared_calib;
 	struct resource *res;
 	unsigned int i;
 	int err;
 	u32 pdiv, hotspot;

 	const struct tegra_tsensor *tsensors = t124_tsensors;
 	const struct tegra_tsensor_group **ttgs = tegra124_tsensor_groups;

 	tegra = devm_kzalloc(&pdev->dev, sizeof(*tegra), GFP_KERNEL);
 	if (!tegra)
 		return -ENOMEM;

 	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
 	tegra->regs = devm_ioremap_resource(&pdev->dev, res);
 	if (IS_ERR(tegra->regs))
 		return PTR_ERR(tegra->regs);

 	tegra->reset = devm_reset_control_get(&pdev->dev, "soctherm");
 	if (IS_ERR(tegra->reset)) {
 		dev_err(&pdev->dev, "can't get soctherm reset\n");
 		return PTR_ERR(tegra->reset);
 	}

 	tegra->clock_tsensor = devm_clk_get(&pdev->dev, "tsensor");
 	if (IS_ERR(tegra->clock_tsensor)) {
 		dev_err(&pdev->dev, "can't get tsensor clock\n");
 		return PTR_ERR(tegra->clock_tsensor);
 	}

 	tegra->clock_soctherm = devm_clk_get(&pdev->dev, "soctherm");
 	if (IS_ERR(tegra->clock_soctherm)) {
 		dev_err(&pdev->dev, "can't get soctherm clock\n");
 		return PTR_ERR(tegra->clock_soctherm);
 	}

 	reset_control_assert(tegra->reset);

 	err = clk_prepare_enable(tegra->clock_soctherm);
 	if (err)
 		return err;

 	err = clk_prepare_enable(tegra->clock_tsensor);
 	if (err) {
 		clk_disable_unprepare(tegra->clock_soctherm);
 		return err;
 	}

 	reset_control_deassert(tegra->reset);

 	/* Initialize raw sensors */

 	err = calculate_shared_calibration(&shared_calib);
 	if (err)
 		goto disable_clocks;

 	for (i = 0; i < ARRAY_SIZE(t124_tsensors); ++i) {
 		err = enable_tsensor(tegra, tsensors + i, &shared_calib);
 		if (err)
 			goto disable_clocks;
 	}

 	/* Program pdiv and hotspot offsets per THERM */
 	pdiv = readl(tegra->regs + SENSOR_PDIV);
 	hotspot = readl(tegra->regs + SENSOR_HOTSPOT_OFF);
 	for (i = 0; i < TEGRA124_SOCTHERM_SENSOR_NUM; ++i) {
 		pdiv = REG_SET_MASK(pdiv, ttgs[i]->pdiv_mask,
 				    ttgs[i]->pdiv);
 		/* hotspot offset from PLLX, doesn't need to configure PLLX */
 		if (ttgs[i]->id != TEGRA124_SOCTHERM_SENSOR_PLLX)
 			hotspot =  REG_SET_MASK(hotspot,
 						ttgs[i]->pllx_hotspot_mask,
 						ttgs[i]->pllx_hotspot_diff);
 	}
 	writel(pdiv, tegra->regs + SENSOR_PDIV);
 	writel(hotspot, tegra->regs + SENSOR_HOTSPOT_OFF);

 	/* Initialize thermctl sensors */

 	for (i = 0; i < TEGRA124_SOCTHERM_SENSOR_NUM; ++i) {
 		struct tegra_thermctl_zone *zone =
 			devm_kzalloc(&pdev->dev, sizeof(*zone), GFP_KERNEL);
 		if (!zone) {
 			err = -ENOMEM;
 			goto disable_clocks;
 		}

 		zone->reg = tegra->regs + ttgs[i]->sensor_temp_offset;
 		zone->mask = ttgs[i]->sensor_temp_mask;

 		z = devm_thermal_zone_of_sensor_register(&pdev->dev,
 							 ttgs[i]->id, zone,
 							 &tegra_of_thermal_ops);
 		if (IS_ERR(z)) {
 			err = PTR_ERR(z);
 			dev_err(&pdev->dev, "failed to register sensor: %d\n",
 				err);
 			goto disable_clocks;
 		}
 	}

 	return 0;

 disable_clocks:
 	clk_disable_unprepare(tegra->clock_tsensor);
 	clk_disable_unprepare(tegra->clock_soctherm);

 	return err;
 }

 static int tegra_soctherm_remove(struct platform_device *pdev)
 {
 	struct tegra_soctherm *tegra = platform_get_drvdata(pdev);

 	clk_disable_unprepare(tegra->clock_tsensor);
 	clk_disable_unprepare(tegra->clock_soctherm);

 	return 0;
 }

 static struct platform_driver tegra_soctherm_driver = {
 	.probe = tegra_soctherm_probe,
 	.remove = tegra_soctherm_remove,
 	.driver = {
 		.name = "tegra-soctherm",
 		.of_match_table = tegra_soctherm_of_match,
 	},
 };
 module_platform_driver(tegra_soctherm_driver);

 MODULE_AUTHOR("Mikko Perttunen <mperttunen@nvidia.com>");
 MODULE_DESCRIPTION("NVIDIA Tegra SOCTHERM thermal management driver");
 MODULE_LICENSE("GPL v2");
	/*
	* Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved.
	*
	* Author:
	* Mikko Perttunen <mperttunen@nvidia.com>
	*
	* This software is licensed under the terms of the GNU General Public
	* License version 2, as published by the Free Software Foundation, and
	* may be copied, distributed, and modified under those terms.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	*/

	#include <linux/bitops.h>
	#include <linux/clk.h>
	#include <linux/delay.h>
	#include <linux/err.h>
	#include <linux/interrupt.h>
	#include <linux/io.h>
	#include <linux/module.h>
	#include <linux/of.h>
	#include <linux/platform_device.h>
	#include <linux/reset.h>
	#include <linux/thermal.h>

	#include <soc/tegra/fuse.h>
	#include <dt-bindings/thermal/tegra124-soctherm.h>

	#define SENSOR_CONFIG0 0
	#define SENSOR_CONFIG0_STOP BIT(0)
	#define SENSOR_CONFIG0_TALL_SHIFT 8
	#define SENSOR_CONFIG0_TCALC_OVER BIT(4)
	#define SENSOR_CONFIG0_OVER BIT(3)
	#define SENSOR_CONFIG0_CPTR_OVER BIT(2)

	#define SENSOR_CONFIG1 4
	#define SENSOR_CONFIG1_TSAMPLE_SHIFT 0
	#define SENSOR_CONFIG1_TIDDQ_EN_SHIFT 15
	#define SENSOR_CONFIG1_TEN_COUNT_SHIFT 24
	#define SENSOR_CONFIG1_TEMP_ENABLE BIT(31)

	#define SENSOR_CONFIG2 8
	#define SENSOR_CONFIG2_THERMA_SHIFT 16
	#define SENSOR_CONFIG2_THERMB_SHIFT 0

	#define SENSOR_PDIV 0x1c0
	#define SENSOR_PDIV_CPU_MASK (0xf << 12)
	#define SENSOR_PDIV_GPU_MASK (0xf << 8)
	#define SENSOR_PDIV_MEM_MASK (0xf << 4)
	#define SENSOR_PDIV_PLLX_MASK (0xf << 0)

	#define SENSOR_HOTSPOT_OFF 0x1c4
	#define SENSOR_HOTSPOT_CPU_MASK (0xff << 16)
	#define SENSOR_HOTSPOT_GPU_MASK (0xff << 8)
	#define SENSOR_HOTSPOT_MEM_MASK (0xff << 0)

	#define SENSOR_TEMP1 0x1c8
	#define SENSOR_TEMP1_CPU_TEMP_MASK (0xffff << 16)
	#define SENSOR_TEMP1_GPU_TEMP_MASK 0xffff
	#define SENSOR_TEMP2 0x1cc
	#define SENSOR_TEMP2_MEM_TEMP_MASK (0xffff << 16)
	#define SENSOR_TEMP2_PLLX_TEMP_MASK 0xffff

	#define READBACK_VALUE_MASK 0xff00
	#define READBACK_VALUE_SHIFT 8
	#define READBACK_ADD_HALF BIT(7)
	#define READBACK_NEGATE BIT(0)

	#define FUSE_TSENSOR8_CALIB 0x180
	#define FUSE_SPARE_REALIGNMENT_REG_0 0x1fc

	#define FUSE_TSENSOR_CALIB_CP_TS_BASE_MASK 0x1fff
	#define FUSE_TSENSOR_CALIB_FT_TS_BASE_MASK (0x1fff << 13)
	#define FUSE_TSENSOR_CALIB_FT_TS_BASE_SHIFT 13

	#define FUSE_TSENSOR8_CALIB_CP_TS_BASE_MASK 0x3ff
	#define FUSE_TSENSOR8_CALIB_FT_TS_BASE_MASK (0x7ff << 10)
	#define FUSE_TSENSOR8_CALIB_FT_TS_BASE_SHIFT 10

	#define FUSE_SPARE_REALIGNMENT_REG_SHIFT_CP_MASK 0x3f
	#define FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_MASK (0x1f << 21)
	#define FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_SHIFT 21

	#define NOMINAL_CALIB_FT_T124 105
	#define NOMINAL_CALIB_CP_T124 25

	/* get val from register(r) mask bits(m) */
	#define REG_GET_MASK(r, m) (((r) & (m)) >> (ffs(m) - 1))
	/* set val(v) to mask bits(m) of register(r) */
	#define REG_SET_MASK(r, m, v) (((r) & ~(m)) \| \
	(((v) & (m >> (ffs(m) - 1))) << (ffs(m) - 1)))

	/**
	* struct tegra_tsensor_group - SOC_THERM sensor group data
	* @name: short name of the temperature sensor group
	* @id: numeric ID of the temperature sensor group
	* @sensor_temp_offset: offset of the SENSOR_TEMP* register
	* @sensor_temp_mask: bit mask for this sensor group in SENSOR_TEMP* register
	* @pdiv: the sensor count post-divider to use during runtime
	* @pdiv_ate: the sensor count post-divider used during automated test
	* @pdiv_mask: register bitfield mask for the PDIV field for this sensor
	* @pllx_hotspot_diff: hotspot offset from the PLLX sensor, must be 0 for
	PLLX sensor group
	* @pllx_hotspot_mask: register bitfield mask for the HOTSPOT field
	*/
	struct tegra_tsensor_group {
	const char *name;
	u8 id;
	u16 sensor_temp_offset;
	u32 sensor_temp_mask;
	u32 pdiv, pdiv_ate, pdiv_mask;
	u32 pllx_hotspot_diff, pllx_hotspot_mask;
	};

	struct tegra_tsensor_configuration {
	u32 tall, tiddq_en, ten_count, tsample, tsample_ate;
	};

	struct tegra_tsensor {
	const struct tegra_tsensor_configuration *config;
	u32 base, calib_fuse_offset;
	/* Correction values used to modify values read from calibration fuses */
	s32 fuse_corr_alpha, fuse_corr_beta;
	const struct tegra_tsensor_group *group;
	};

	struct tegra_thermctl_zone {
	void __iomem *reg;
	u32 mask;
	};

	static const struct tegra_tsensor_configuration t124_tsensor_config = {
	.tall = 16300,
	.tiddq_en = 1,
	.ten_count = 1,
	.tsample = 120,
	.tsample_ate = 480,
	};

	static const struct tegra_tsensor_group tegra124_tsensor_group_cpu = {
	.id = TEGRA124_SOCTHERM_SENSOR_CPU,
	.name = "cpu",
	.sensor_temp_offset = SENSOR_TEMP1,
	.sensor_temp_mask = SENSOR_TEMP1_CPU_TEMP_MASK,
	.pdiv = 8,
	.pdiv_ate = 8,
	.pdiv_mask = SENSOR_PDIV_CPU_MASK,
	.pllx_hotspot_diff = 10,
	.pllx_hotspot_mask = SENSOR_HOTSPOT_CPU_MASK,
	};

	static const struct tegra_tsensor_group tegra124_tsensor_group_gpu = {
	.id = TEGRA124_SOCTHERM_SENSOR_GPU,
	.name = "gpu",
	.sensor_temp_offset = SENSOR_TEMP1,
	.sensor_temp_mask = SENSOR_TEMP1_GPU_TEMP_MASK,
	.pdiv = 8,
	.pdiv_ate = 8,
	.pdiv_mask = SENSOR_PDIV_GPU_MASK,
	.pllx_hotspot_diff = 5,
	.pllx_hotspot_mask = SENSOR_HOTSPOT_GPU_MASK,
	};

	static const struct tegra_tsensor_group tegra124_tsensor_group_pll = {
	.id = TEGRA124_SOCTHERM_SENSOR_PLLX,
	.name = "pll",
	.sensor_temp_offset = SENSOR_TEMP2,
	.sensor_temp_mask = SENSOR_TEMP2_PLLX_TEMP_MASK,
	.pdiv = 8,
	.pdiv_ate = 8,
	.pdiv_mask = SENSOR_PDIV_PLLX_MASK,
	.pllx_hotspot_diff = 0,
	.pllx_hotspot_mask = SENSOR_HOTSPOT_MEM_MASK,
	};

	static const struct tegra_tsensor_group tegra124_tsensor_group_mem = {
	.id = TEGRA124_SOCTHERM_SENSOR_MEM,
	.name = "mem",
	.sensor_temp_offset = SENSOR_TEMP2,
	.sensor_temp_mask = SENSOR_TEMP2_MEM_TEMP_MASK,
	.pdiv = 8,
	.pdiv_ate = 8,
	.pdiv_mask = SENSOR_PDIV_MEM_MASK,
	};

	static const struct tegra_tsensor_group *
	tegra124_tsensor_groups[TEGRA124_SOCTHERM_SENSOR_NUM] = {
	&tegra124_tsensor_group_cpu,
	&tegra124_tsensor_group_gpu,
	&tegra124_tsensor_group_pll,
	&tegra124_tsensor_group_mem,
	};

	static const struct tegra_tsensor t124_tsensors[] = {
	{
	.config = &t124_tsensor_config,
	.base = 0xc0,
	.calib_fuse_offset = 0x098,
	.fuse_corr_alpha = 1135400,
	.fuse_corr_beta = -6266900,
	.group = &tegra124_tsensor_group_cpu,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0xe0,
	.calib_fuse_offset = 0x084,
	.fuse_corr_alpha = 1122220,
	.fuse_corr_beta = -5700700,
	.group = &tegra124_tsensor_group_cpu,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x100,
	.calib_fuse_offset = 0x088,
	.fuse_corr_alpha = 1127000,
	.fuse_corr_beta = -6768200,
	.group = &tegra124_tsensor_group_cpu,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x120,
	.calib_fuse_offset = 0x12c,
	.fuse_corr_alpha = 1110900,
	.fuse_corr_beta = -6232000,
	.group = &tegra124_tsensor_group_cpu,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x140,
	.calib_fuse_offset = 0x158,
	.fuse_corr_alpha = 1122300,
	.fuse_corr_beta = -5936400,
	.group = &tegra124_tsensor_group_mem,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x160,
	.calib_fuse_offset = 0x15c,
	.fuse_corr_alpha = 1145700,
	.fuse_corr_beta = -7124600,
	.group = &tegra124_tsensor_group_mem,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x180,
	.calib_fuse_offset = 0x154,
	.fuse_corr_alpha = 1120100,
	.fuse_corr_beta = -6000500,
	.group = &tegra124_tsensor_group_gpu,
	},
	{
	.config = &t124_tsensor_config,
	.base = 0x1a0,
	.calib_fuse_offset = 0x160,
	.fuse_corr_alpha = 1106500,
	.fuse_corr_beta = -6729300,
	.group = &tegra124_tsensor_group_pll,
	},
	};

	struct tegra_soctherm {
	struct reset_control *reset;
	struct clk *clock_tsensor;
	struct clk *clock_soctherm;
	void __iomem *regs;
	};

	struct tsensor_shared_calibration {
	u32 base_cp, base_ft;
	u32 actual_temp_cp, actual_temp_ft;
	};

	static int calculate_shared_calibration(struct tsensor_shared_calibration *r)
	{
	u32 val, shifted_cp, shifted_ft;
	int err;

	err = tegra_fuse_readl(FUSE_TSENSOR8_CALIB, &val);
	if (err)
	return err;
	r->base_cp = val & FUSE_TSENSOR8_CALIB_CP_TS_BASE_MASK;
	r->base_ft = (val & FUSE_TSENSOR8_CALIB_FT_TS_BASE_MASK)
	>> FUSE_TSENSOR8_CALIB_FT_TS_BASE_SHIFT;
	val = ((val & FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_MASK)
	>> FUSE_SPARE_REALIGNMENT_REG_SHIFT_FT_SHIFT);
	shifted_ft = sign_extend32(val, 4);

	err = tegra_fuse_readl(FUSE_SPARE_REALIGNMENT_REG_0, &val);
	if (err)
	return err;
	shifted_cp = sign_extend32(val, 5);

	r->actual_temp_cp = 2 * NOMINAL_CALIB_CP_T124 + shifted_cp;
	r->actual_temp_ft = 2 * NOMINAL_CALIB_FT_T124 + shifted_ft;

	return 0;
	}

	static s64 div64_s64_precise(s64 a, s64 b)
	{
	s64 r, al;

	/* Scale up for increased precision division */
	al = a << 16;

	r = div64_s64(al * 2 + 1, 2 * b);
	return r >> 16;
	}

	static int
	calculate_tsensor_calibration(const struct tegra_tsensor *sensor,
	const struct tsensor_shared_calibration *shared,
	u32 *calib)
	{
	u32 val;
	s32 actual_tsensor_ft, actual_tsensor_cp, delta_sens, delta_temp,
	mult, div;
	s16 therma, thermb;
	s64 tmp;
	int err;

	err = tegra_fuse_readl(sensor->calib_fuse_offset, &val);
	if (err)
	return err;

	actual_tsensor_cp = (shared->base_cp * 64) + sign_extend32(val, 12);
	val = (val & FUSE_TSENSOR_CALIB_FT_TS_BASE_MASK)
	>> FUSE_TSENSOR_CALIB_FT_TS_BASE_SHIFT;
	actual_tsensor_ft = (shared->base_ft * 32) + sign_extend32(val, 12);

	delta_sens = actual_tsensor_ft - actual_tsensor_cp;
	delta_temp = shared->actual_temp_ft - shared->actual_temp_cp;

	mult = sensor->group->pdiv * sensor->config->tsample_ate;
	div = sensor->config->tsample * sensor->group->pdiv_ate;

	therma = div64_s64_precise((s64) delta_temp * (1LL << 13) * mult,
	(s64) delta_sens * div);

	tmp = (s64)actual_tsensor_ft * shared->actual_temp_cp -
	(s64)actual_tsensor_cp * shared->actual_temp_ft;
	thermb = div64_s64_precise(tmp, (s64)delta_sens);

	therma = div64_s64_precise((s64)therma * sensor->fuse_corr_alpha,
	(s64)1000000LL);
	thermb = div64_s64_precise((s64)thermb * sensor->fuse_corr_alpha +
	sensor->fuse_corr_beta, (s64)1000000LL);

	*calib = ((u16)therma << SENSOR_CONFIG2_THERMA_SHIFT) \|
	((u16)thermb << SENSOR_CONFIG2_THERMB_SHIFT);

	return 0;
	}

	static int enable_tsensor(struct tegra_soctherm *tegra,
	const struct tegra_tsensor *sensor,
	const struct tsensor_shared_calibration *shared)
	{
	void __iomem *base = tegra->regs + sensor->base;
	unsigned int val;
	u32 calib;
	int err;

	err = calculate_tsensor_calibration(sensor, shared, &calib);
	if (err)
	return err;

	val = sensor->config->tall << SENSOR_CONFIG0_TALL_SHIFT;
	writel(val, base + SENSOR_CONFIG0);

	val = (sensor->config->tsample - 1) << SENSOR_CONFIG1_TSAMPLE_SHIFT;
	val \|= sensor->config->tiddq_en << SENSOR_CONFIG1_TIDDQ_EN_SHIFT;
	val \|= sensor->config->ten_count << SENSOR_CONFIG1_TEN_COUNT_SHIFT;
	val \|= SENSOR_CONFIG1_TEMP_ENABLE;
	writel(val, base + SENSOR_CONFIG1);

	writel(calib, base + SENSOR_CONFIG2);

	return 0;
	}

	/*
	* Translate from soctherm readback format to millicelsius.
	* The soctherm readback format in bits is as follows:
	* TTTTTTTT H______N
	* where T's contain the temperature in Celsius,
	* H denotes an addition of 0.5 Celsius and N denotes negation
	* of the final value.
	*/
	static int translate_temp(u16 val)
	{
	long t;

	t = ((val & READBACK_VALUE_MASK) >> READBACK_VALUE_SHIFT) * 1000;
	if (val & READBACK_ADD_HALF)
	t += 500;
	if (val & READBACK_NEGATE)
	t *= -1;

	return t;
	}

	static int tegra_thermctl_get_temp(void data, int out_temp)
	{
	struct tegra_thermctl_zone *zone = data;
	u32 val;

	val = readl(zone->reg);
	val = REG_GET_MASK(val, zone->mask);
	*out_temp = translate_temp(val);

	return 0;
	}

	static const struct thermal_zone_of_device_ops tegra_of_thermal_ops = {
	.get_temp = tegra_thermctl_get_temp,
	};

	static const struct of_device_id tegra_soctherm_of_match[] = {
	{ .compatible = "nvidia,tegra124-soctherm" },
	{ },
	};
	MODULE_DEVICE_TABLE(of, tegra_soctherm_of_match);

	static int tegra_soctherm_probe(struct platform_device *pdev)
	{
	struct tegra_soctherm *tegra;
	struct thermal_zone_device *z;
	struct tsensor_shared_calibration shared_calib;
	struct resource *res;
	unsigned int i;
	int err;
	u32 pdiv, hotspot;

	const struct tegra_tsensor *tsensors = t124_tsensors;
	const struct tegra_tsensor_group **ttgs = tegra124_tsensor_groups;

	tegra = devm_kzalloc(&pdev->dev, sizeof(*tegra), GFP_KERNEL);
	if (!tegra)
	return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	tegra->regs = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(tegra->regs))
	return PTR_ERR(tegra->regs);

	tegra->reset = devm_reset_control_get(&pdev->dev, "soctherm");
	if (IS_ERR(tegra->reset)) {
	dev_err(&pdev->dev, "can't get soctherm reset\n");
	return PTR_ERR(tegra->reset);
	}

	tegra->clock_tsensor = devm_clk_get(&pdev->dev, "tsensor");
	if (IS_ERR(tegra->clock_tsensor)) {
	dev_err(&pdev->dev, "can't get tsensor clock\n");
	return PTR_ERR(tegra->clock_tsensor);
	}

	tegra->clock_soctherm = devm_clk_get(&pdev->dev, "soctherm");
	if (IS_ERR(tegra->clock_soctherm)) {
	dev_err(&pdev->dev, "can't get soctherm clock\n");
	return PTR_ERR(tegra->clock_soctherm);
	}

	reset_control_assert(tegra->reset);

	err = clk_prepare_enable(tegra->clock_soctherm);
	if (err)
	return err;

	err = clk_prepare_enable(tegra->clock_tsensor);
	if (err) {
	clk_disable_unprepare(tegra->clock_soctherm);
	return err;
	}

	reset_control_deassert(tegra->reset);

	/* Initialize raw sensors */

	err = calculate_shared_calibration(&shared_calib);
	if (err)
	goto disable_clocks;

	for (i = 0; i < ARRAY_SIZE(t124_tsensors); ++i) {
	err = enable_tsensor(tegra, tsensors + i, &shared_calib);
	if (err)
	goto disable_clocks;
	}

	/* Program pdiv and hotspot offsets per THERM */
	pdiv = readl(tegra->regs + SENSOR_PDIV);
	hotspot = readl(tegra->regs + SENSOR_HOTSPOT_OFF);
	for (i = 0; i < TEGRA124_SOCTHERM_SENSOR_NUM; ++i) {
	pdiv = REG_SET_MASK(pdiv, ttgs[i]->pdiv_mask,
	ttgs[i]->pdiv);
	/* hotspot offset from PLLX, doesn't need to configure PLLX */
	if (ttgs[i]->id != TEGRA124_SOCTHERM_SENSOR_PLLX)
	hotspot = REG_SET_MASK(hotspot,
	ttgs[i]->pllx_hotspot_mask,
	ttgs[i]->pllx_hotspot_diff);
	}
	writel(pdiv, tegra->regs + SENSOR_PDIV);
	writel(hotspot, tegra->regs + SENSOR_HOTSPOT_OFF);

	/* Initialize thermctl sensors */

	for (i = 0; i < TEGRA124_SOCTHERM_SENSOR_NUM; ++i) {
	struct tegra_thermctl_zone *zone =
	devm_kzalloc(&pdev->dev, sizeof(*zone), GFP_KERNEL);
	if (!zone) {
	err = -ENOMEM;
	goto disable_clocks;
	}

	zone->reg = tegra->regs + ttgs[i]->sensor_temp_offset;
	zone->mask = ttgs[i]->sensor_temp_mask;

	z = devm_thermal_zone_of_sensor_register(&pdev->dev,
	ttgs[i]->id, zone,
	&tegra_of_thermal_ops);
	if (IS_ERR(z)) {
	err = PTR_ERR(z);
	dev_err(&pdev->dev, "failed to register sensor: %d\n",
	err);
	goto disable_clocks;
	}
	}

	return 0;

	disable_clocks:
	clk_disable_unprepare(tegra->clock_tsensor);
	clk_disable_unprepare(tegra->clock_soctherm);

	return err;
	}

	static int tegra_soctherm_remove(struct platform_device *pdev)
	{
	struct tegra_soctherm *tegra = platform_get_drvdata(pdev);

	clk_disable_unprepare(tegra->clock_tsensor);
	clk_disable_unprepare(tegra->clock_soctherm);

	return 0;
	}

	static struct platform_driver tegra_soctherm_driver = {
	.probe = tegra_soctherm_probe,
	.remove = tegra_soctherm_remove,
	.driver = {
	.name = "tegra-soctherm",
	.of_match_table = tegra_soctherm_of_match,
	},
	};
	module_platform_driver(tegra_soctherm_driver);

	MODULE_AUTHOR("Mikko Perttunen <mperttunen@nvidia.com>");
	MODULE_DESCRIPTION("NVIDIA Tegra SOCTHERM thermal management driver");
	MODULE_LICENSE("GPL v2");