tree 122ddb43a2f0a0472237e20114ea78b1db5ff7a3
parent 7d79cee2c6540ea64dd917a14e2fd63d4ac3d3c0
author Vineet Gupta <vgupta@synopsys.com> 1501762544 +0530
committer Vineet Gupta <vgupta@synopsys.com> 1501835195 +0530

ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoC

PAE40 confiuration in hardware extends some of the address registers
for TLB/cache ops to 2 words.

So far kernel was NOT setting the higher word if feature was not enabled
in software which is wrong. Those need to be set to 0 in such case.

Normally this would be done in the cache flush / tlb ops, however since
these registers only exist conditionally, this would have to be
conditional to a flag being set on boot which is expensive/ugly -
specially for the more common case of PAE exists but not in use.
Optimize that by zero'ing them once at boot - nobody will write to
them afterwards

Cc: stable@vger.kernel.org   #4.4+
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>