commit | b92be6fecc9f1e8b927d99c12dad9f9dcd729727 | [log] [tgz] |
---|---|---|
author | Mark Brown <broonie@linaro.org> | Mon Jun 03 17:24:08 2013 +0100 |
committer | Mark Brown <broonie@linaro.org> | Mon Jun 03 18:06:48 2013 +0100 |
tree | 2a17f17ab11dbd8ec38521cda8cc9f5d14394cda | |
parent | d683b96b072dc4680fc74964eca77e6a23d1fa6e [diff] |
regmap: core: Cache all registers by default when cache is enabled Currently all register maps with a cache need to provide a volatile callback since the default is to assume all registers are volatile. This is not sensible if we have a cache so change the default to be fully cached if a cache is provided. Signed-off-by: Mark Brown <broonie@linaro.org>