commit | c3db91f1a546ff8bfe815d9533380a464066205a | [log] [tgz] |
---|---|---|
author | Archana Sriram <apsrir@codeaurora.org> | Tue Feb 23 12:39:12 2021 +0530 |
committer | Archana Sriram <apsrir@codeaurora.org> | Tue Feb 23 20:02:27 2021 +0530 |
tree | 804b03814839a8b3a43ba6b889eb8611ca863124 | |
parent | d64fa8ebd1eb59cf1349616cbebcdc1703577757 [diff] |
msm: kgsl: Set correct values for SMMU protect register for A3xx For programming the CP Protect register for SMMU in A3xx GPU, pass correct values for SMMU registers base offset and the count of registers to be protected. Change-Id: I9fa809db79efc79bb7a59304fa2b4607ed1fc567 Signed-off-by: Archana Sriram <apsrir@codeaurora.org>