commit | d86e63e1f0b7868c55c8d4a54854b85e2bac690b | [log] [tgz] |
---|---|---|
author | Icenowy Zheng <icenowy@aosc.io> | Fri Aug 11 22:27:35 2017 +0800 |
committer | Chen-Yu Tsai <wens@csie.org> | Mon Aug 14 14:18:21 2017 +0800 |
tree | df375a8c67dac46a762626fbf9d72da02ba03750 | |
parent | 56a9155074b4d23aa07a98c35c6f107dd50a9367 [diff] |
arm64: allwinner: h5: fix pinctrl IRQs The pin controller of H5 has three IRQs at the chip's GIC, which represents three banks of pinctrl IRQs. However, the device tree used to miss the third IRQ of the pin controller, which makes the PG bank IRQ not usable. Add the missing IRQ to the pinctrl node. Fixes: 4e36de179f27 ("arm64: allwinner: h5: add Allwinner H5 .dtsi") Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Chen-Yu Tsai <wens@csie.org>