blob: af5fb31af559d6dbf5a0ecb95f1705d952419fa5 [file] [log] [blame]
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +11001/*
2 * (c) Copyright 2006 Benjamin Herrenschmidt, IBM Corp.
3 * <benh@kernel.crashing.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
13 * the GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
20#ifndef _ASM_POWERPC_DCR_NATIVE_H
21#define _ASM_POWERPC_DCR_NATIVE_H
22#ifdef __KERNEL__
Kumar Gala45d8e7a2006-12-10 23:15:47 -060023#ifndef __ASSEMBLY__
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +110024
Benjamin Herrenschmidt0e6140a2007-12-21 15:39:22 +110025#include <linux/spinlock.h>
26
Michael Ellerman0b94a1e2007-09-17 16:05:00 +100027typedef struct {
28 unsigned int base;
29} dcr_host_t;
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +110030
31#define DCR_MAP_OK(host) (1)
32
Michael Ellerman0b94a1e2007-09-17 16:05:00 +100033#define dcr_map(dev, dcr_n, dcr_c) ((dcr_host_t){ .base = (dcr_n) })
Michael Ellermancdbd3862007-10-15 19:34:37 +100034#define dcr_unmap(host, dcr_c) do {} while (0)
Michael Ellerman83f34df2007-10-15 19:34:36 +100035#define dcr_read(host, dcr_n) mfdcr(dcr_n + host.base)
36#define dcr_write(host, dcr_n, value) mtdcr(dcr_n + host.base, value)
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +110037
Kumar Gala45d8e7a2006-12-10 23:15:47 -060038/* Device Control Registers */
39void __mtdcr(int reg, unsigned int val);
40unsigned int __mfdcr(int reg);
41#define mfdcr(rn) \
42 ({unsigned int rval; \
43 if (__builtin_constant_p(rn)) \
44 asm volatile("mfdcr %0," __stringify(rn) \
45 : "=r" (rval)); \
46 else \
47 rval = __mfdcr(rn); \
48 rval;})
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +110049
Kumar Gala45d8e7a2006-12-10 23:15:47 -060050#define mtdcr(rn, v) \
51do { \
52 if (__builtin_constant_p(rn)) \
53 asm volatile("mtdcr " __stringify(rn) ",%0" \
54 : : "r" (v)); \
55 else \
56 __mtdcr(rn, v); \
57} while (0)
58
59/* R/W of indirect DCRs make use of standard naming conventions for DCRs */
Benjamin Herrenschmidt0e6140a2007-12-21 15:39:22 +110060extern spinlock_t dcr_ind_lock;
61
62#define mfdcri(base, reg) \
63({ \
64 unsigned long flags; \
65 unsigned int val; \
66 spin_lock_irqsave(&dcr_ind_lock, flags); \
67 mtdcr(DCRN_ ## base ## _CONFIG_ADDR, reg); \
68 val = mfdcr(DCRN_ ## base ## _CONFIG_DATA); \
69 spin_unlock_irqrestore(&dcr_ind_lock, flags); \
70 val; \
Kumar Gala45d8e7a2006-12-10 23:15:47 -060071})
72
Benjamin Herrenschmidt0e6140a2007-12-21 15:39:22 +110073#define mtdcri(base, reg, data) \
74do { \
75 unsigned long flags; \
76 spin_lock_irqsave(&dcr_ind_lock, flags); \
77 mtdcr(DCRN_ ## base ## _CONFIG_ADDR, reg); \
78 mtdcr(DCRN_ ## base ## _CONFIG_DATA, data); \
79 spin_unlock_irqrestore(&dcr_ind_lock, flags); \
Kumar Gala45d8e7a2006-12-10 23:15:47 -060080} while (0)
81
82#endif /* __ASSEMBLY__ */
Benjamin Herrenschmidt4c75a6f2006-11-11 17:24:53 +110083#endif /* __KERNEL__ */
84#endif /* _ASM_POWERPC_DCR_NATIVE_H */