blob: 2550b6112b821ecc2906836b6931abfb2ea0a548 [file] [log] [blame]
Byungho Minff54b452009-06-23 21:39:49 +09001/* linux/arch/arm/mach-s5pc100/include/mach/map.h
2 *
Kukjin Kim5180f5e2011-02-01 17:48:35 +09003 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com/
5 *
Byungho Minff54b452009-06-23 21:39:49 +09006 * Copyright 2009 Samsung Electronics Co.
7 * Byungho Min <bhmin@samsung.com>
8 *
Marek Szyprowskiacc84702010-05-20 07:51:08 +02009 * S5PC100 - Memory map definitions
Byungho Minff54b452009-06-23 21:39:49 +090010 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14*/
15
16#ifndef __ASM_ARCH_MAP_H
17#define __ASM_ARCH_MAP_H __FILE__
18
19#include <plat/map-base.h>
Marek Szyprowskiacc84702010-05-20 07:51:08 +020020#include <plat/map-s5p.h>
Byungho Minff54b452009-06-23 21:39:49 +090021
Kukjin Kim5180f5e2011-02-01 17:48:35 +090022#define S5PC100_PA_SDRAM 0x20000000
Byungho Minff54b452009-06-23 21:39:49 +090023
Kukjin Kim5180f5e2011-02-01 17:48:35 +090024#define S5PC100_PA_ONENAND 0xE7100000
25#define S5PC100_PA_ONENAND_BUF 0xB0000000
Marek Szyprowski999304b2010-05-20 08:59:05 +020026
Kukjin Kim5180f5e2011-02-01 17:48:35 +090027#define S5PC100_PA_CHIPID 0xE0000000
Ben Dooks206a1a82010-05-20 20:25:59 +090028
Kukjin Kim5180f5e2011-02-01 17:48:35 +090029#define S5PC100_PA_SYSCON 0xE0100000
Byungho Minff54b452009-06-23 21:39:49 +090030
Kukjin Kim5180f5e2011-02-01 17:48:35 +090031#define S5PC100_PA_OTHERS 0xE0200000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010032
Kukjin Kim5180f5e2011-02-01 17:48:35 +090033#define S5PC100_PA_GPIO 0xE0300000
Marek Szyprowskiacc84702010-05-20 07:51:08 +020034
Kukjin Kim5180f5e2011-02-01 17:48:35 +090035#define S5PC100_PA_VIC0 0xE4000000
36#define S5PC100_PA_VIC1 0xE4100000
37#define S5PC100_PA_VIC2 0xE4200000
Byungho Minff54b452009-06-23 21:39:49 +090038
Kukjin Kim5180f5e2011-02-01 17:48:35 +090039#define S5PC100_PA_SROMC 0xE7000000
Ben Dooks45c79432010-05-23 16:17:10 +010040
Kukjin Kim5180f5e2011-02-01 17:48:35 +090041#define S5PC100_PA_CFCON 0xE7800000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010042
Kukjin Kim5180f5e2011-02-01 17:48:35 +090043#define S5PC100_PA_MDMA 0xE8100000
44#define S5PC100_PA_PDMA0 0xE9000000
45#define S5PC100_PA_PDMA1 0xE9200000
Marek Szyprowskiacc84702010-05-20 07:51:08 +020046
Kukjin Kim5180f5e2011-02-01 17:48:35 +090047#define S5PC100_PA_TIMER 0xEA000000
48#define S5PC100_PA_SYSTIMER 0xEA100000
49#define S5PC100_PA_WATCHDOG 0xEA200000
50#define S5PC100_PA_RTC 0xEA300000
Abhilash Kesavan66194a72010-06-08 17:02:08 +090051
Kukjin Kim5180f5e2011-02-01 17:48:35 +090052#define S5PC100_PA_UART 0xEC000000
Byungho Minff54b452009-06-23 21:39:49 +090053
Kukjin Kim5180f5e2011-02-01 17:48:35 +090054#define S5PC100_PA_IIC0 0xEC100000
55#define S5PC100_PA_IIC1 0xEC200000
Byungho Minff54b452009-06-23 21:39:49 +090056
Kukjin Kim5180f5e2011-02-01 17:48:35 +090057#define S5PC100_PA_SPI0 0xEC300000
58#define S5PC100_PA_SPI1 0xEC400000
59#define S5PC100_PA_SPI2 0xEC500000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010060
Kukjin Kim5180f5e2011-02-01 17:48:35 +090061#define S5PC100_PA_USB_HSOTG 0xED200000
62#define S5PC100_PA_USB_HSPHY 0xED300000
Banajit Goswamic4023612010-06-18 12:12:06 +053063
Kukjin Kim5180f5e2011-02-01 17:48:35 +090064#define S5PC100_PA_HSMMC(x) (0xED800000 + ((x) * 0x100000))
Byungho Minff54b452009-06-23 21:39:49 +090065
Kukjin Kim5180f5e2011-02-01 17:48:35 +090066#define S5PC100_PA_FB 0xEE000000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010067
Kukjin Kim5180f5e2011-02-01 17:48:35 +090068#define S5PC100_PA_FIMC0 0xEE200000
69#define S5PC100_PA_FIMC1 0xEE300000
70#define S5PC100_PA_FIMC2 0xEE400000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010071
Kukjin Kim5180f5e2011-02-01 17:48:35 +090072#define S5PC100_PA_I2S0 0xF2000000
73#define S5PC100_PA_I2S1 0xF2100000
74#define S5PC100_PA_I2S2 0xF2200000
Jassi Brar7c3943f2010-05-18 16:43:34 +090075
Kukjin Kim5180f5e2011-02-01 17:48:35 +090076#define S5PC100_PA_AC97 0xF2300000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010077
Kukjin Kim5180f5e2011-02-01 17:48:35 +090078#define S5PC100_PA_PCM0 0xF2400000
79#define S5PC100_PA_PCM1 0xF2500000
Kyungmin Parkb0cc3032009-11-17 08:41:11 +010080
Kukjin Kim5180f5e2011-02-01 17:48:35 +090081#define S5PC100_PA_SPDIF 0xF2600000
Sylwester Nawrocki33c14ff2010-08-05 18:16:31 +090082
Kukjin Kim5180f5e2011-02-01 17:48:35 +090083#define S5PC100_PA_TSADC 0xF3000000
Ben Dooks45c79432010-05-23 16:17:10 +010084
Kukjin Kim5180f5e2011-02-01 17:48:35 +090085#define S5PC100_PA_KEYPAD 0xF3100000
Jassi Brar9e4ed5c32010-05-18 16:02:39 +090086
Kukjin Kim5180f5e2011-02-01 17:48:35 +090087/* Compatibiltiy Defines */
Jassi Brar9e4ed5c32010-05-18 16:02:39 +090088
Kukjin Kim5180f5e2011-02-01 17:48:35 +090089#define S3C_PA_FB S5PC100_PA_FB
90#define S3C_PA_HSMMC0 S5PC100_PA_HSMMC(0)
91#define S3C_PA_HSMMC1 S5PC100_PA_HSMMC(1)
92#define S3C_PA_HSMMC2 S5PC100_PA_HSMMC(2)
93#define S3C_PA_IIC S5PC100_PA_IIC0
94#define S3C_PA_IIC1 S5PC100_PA_IIC1
95#define S3C_PA_KEYPAD S5PC100_PA_KEYPAD
96#define S3C_PA_ONENAND S5PC100_PA_ONENAND
97#define S3C_PA_ONENAND_BUF S5PC100_PA_ONENAND_BUF
98#define S3C_PA_RTC S5PC100_PA_RTC
99#define S3C_PA_TSADC S5PC100_PA_TSADC
100#define S3C_PA_USB_HSOTG S5PC100_PA_USB_HSOTG
101#define S3C_PA_USB_HSPHY S5PC100_PA_USB_HSPHY
102#define S3C_PA_WDT S5PC100_PA_WATCHDOG
Padmavathi Venna323d7712011-12-23 10:14:45 +0900103#define S3C_PA_SPI0 S5PC100_PA_SPI0
104#define S3C_PA_SPI1 S5PC100_PA_SPI1
105#define S3C_PA_SPI2 S5PC100_PA_SPI2
Seungwhan Youn068b4322010-10-14 10:35:23 +0900106
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900107#define S5P_PA_CHIPID S5PC100_PA_CHIPID
108#define S5P_PA_FIMC0 S5PC100_PA_FIMC0
109#define S5P_PA_FIMC1 S5PC100_PA_FIMC1
110#define S5P_PA_FIMC2 S5PC100_PA_FIMC2
111#define S5P_PA_SDRAM S5PC100_PA_SDRAM
112#define S5P_PA_SROMC S5PC100_PA_SROMC
113#define S5P_PA_SYSCON S5PC100_PA_SYSCON
114#define S5P_PA_TIMER S5PC100_PA_TIMER
Naveen Krishna Ch327b9032010-06-30 21:50:24 +0900115
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900116#define SAMSUNG_PA_ADC S5PC100_PA_TSADC
117#define SAMSUNG_PA_CFCON S5PC100_PA_CFCON
118#define SAMSUNG_PA_KEYPAD S5PC100_PA_KEYPAD
Tomasz Figa49d9eab2013-04-12 21:17:20 +0200119#define SAMSUNG_PA_TIMER S5PC100_PA_TIMER
Kyungmin Parkb0cc3032009-11-17 08:41:11 +0100120
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900121#define S5PC100_VA_OTHERS (S3C_VA_SYS + 0x10000)
Kyungmin Parkb0cc3032009-11-17 08:41:11 +0100122
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900123#define S3C_SZ_ONENAND_BUF (SZ_256M - SZ_32M)
Byungho Minff54b452009-06-23 21:39:49 +0900124
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900125/* UART */
Byungho Minff54b452009-06-23 21:39:49 +0900126
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900127#define S3C_PA_UART S5PC100_PA_UART
Abhilash Kesavan66194a72010-06-08 17:02:08 +0900128
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900129#define S5P_PA_UART(x) (S3C_PA_UART + ((x) * S3C_UART_OFFSET))
130#define S5P_PA_UART0 S5P_PA_UART(0)
131#define S5P_PA_UART1 S5P_PA_UART(1)
132#define S5P_PA_UART2 S5P_PA_UART(2)
133#define S5P_PA_UART3 S5P_PA_UART(3)
Sylwester Nawrocki33c14ff2010-08-05 18:16:31 +0900134
Kukjin Kim5180f5e2011-02-01 17:48:35 +0900135#define S5P_SZ_UART SZ_256
136
137#endif /* __ASM_ARCH_MAP_H */