blob: 772d2bb07e5f91c8a27156744601a6eb682679d7 [file] [log] [blame]
Maxime COQUELIN3fba7032015-01-09 16:11:00 +01001/*
2 * Copyright (C) 2015 STMicroelectronics (R&D) Limited.
3 * Author: Maxime Coquelin <maxime.coquelin@st.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9/dts-v1/;
10#include "stih418.dtsi"
11/ {
12 model = "STiH418 B2199";
13 compatible = "st,stih418-b2199", "st,stih418";
14
15 chosen {
16 bootargs = "console=ttyAS0,115200 clk_ignore_unused";
17 linux,stdout-path = &sbc_serial0;
18 };
19
20 memory {
21 device_type = "memory";
22 reg = <0x40000000 0xc0000000>;
23 };
24
25 aliases {
26 ttyAS0 = &sbc_serial0;
Maxime Coquelin69e7c852015-10-01 17:48:19 +020027 ethernet0 = &ethernet0;
Maxime COQUELIN3fba7032015-01-09 16:11:00 +010028 };
29
30 soc {
31 sbc_serial0: serial@9530000 {
32 status = "okay";
33 };
34
35 leds {
36 compatible = "gpio-leds";
37 red {
38 #gpio-cells = <2>;
39 label = "Front Panel LED";
40 gpios = <&pio4 1 0>;
41 linux,default-trigger = "heartbeat";
42 };
43 green {
44 #gpio-cells = <2>;
45 gpios = <&pio1 3 0>;
46 default-state = "off";
47 };
48 };
49
50 i2c@9842000 {
51 status = "okay";
52 };
53
54 i2c@9843000 {
55 status = "okay";
56 };
57
58 i2c@9844000 {
59 status = "okay";
60 };
61
62 i2c@9845000 {
63 status = "okay";
64 };
65
66 i2c@9540000 {
67 status = "okay";
68 };
69
70 /* SSC11 to HDMI */
71 i2c@9541000 {
72 status = "okay";
73 /* HDMI V1.3a supports Standard mode only */
74 clock-frequency = <100000>;
75 st,i2c-min-scl-pulse-width-us = <0>;
76 st,i2c-min-sda-pulse-width-us = <5>;
77 };
Peter Griffinba7f2722015-04-10 11:40:00 +020078
79 mmc1: sdhci@09080000 {
80 status = "okay";
81 };
82
83 mmc0: sdhci@09060000 {
84 status = "okay";
85 max-frequency = <200000000>;
86 sd-uhs-sdr50;
87 sd-uhs-sdr104;
88 sd-uhs-ddr50;
89 };
Peter Griffin0dee58e2015-04-30 15:30:00 +020090
91 miphy28lp_phy: miphy28lp@9b22000 {
92
93 phy_port0: port@9b22000 {
94 st,osc-rdy;
95 };
96
97 phy_port1: port@9b2a000 {
98 st,osc-force-ext;
99 };
100 };
Peter Griffin5f636b72015-04-30 15:30:00 +0200101
102 st_dwc3: dwc3@8f94000 {
103 status = "okay";
104 };
Maxime Coquelin69e7c852015-10-01 17:48:19 +0200105
106 ethernet0: dwmac@9630000 {
107 st,tx-retime-src = "clkgen";
108 status = "okay";
109 phy-mode = "rgmii";
110 fixed-link = <0 1 1000 0 0>;
111 };
Maxime COQUELIN3fba7032015-01-09 16:11:00 +0100112 };
113};