blob: 6e67cea3104cdf5001da5cbd2b0a460b5ed9e28c [file] [log] [blame]
Sergei Shtylyov4b37ab02014-04-25 02:42:41 +04001/*
2 * Device Tree Source for the Henninger board
3 *
4 * Copyright (C) 2014 Renesas Solutions Corp.
5 * Copyright (C) 2014 Cogent Embedded, Inc.
6 *
7 * This file is licensed under the terms of the GNU General Public License
8 * version 2. This program is licensed "as is" without any warranty of any
9 * kind, whether express or implied.
10 */
11
12/dts-v1/;
13#include "r8a7791.dtsi"
14
15/ {
16 model = "Henninger";
17 compatible = "renesas,henninger", "renesas,r8a7791";
18
19 aliases {
20 serial0 = &scif0;
21 };
22
23 chosen {
Sergei Shtylyov26b0d2c2014-04-25 02:44:12 +040024 bootargs = "console=ttySC0,38400 ignore_loglevel rw root=/dev/nfs ip=dhcp";
Sergei Shtylyov4b37ab02014-04-25 02:42:41 +040025 };
26
27 memory@40000000 {
28 device_type = "memory";
29 reg = <0 0x40000000 0 0x40000000>;
30 };
31
32 memory@200000000 {
33 device_type = "memory";
34 reg = <2 0x00000000 0 0x40000000>;
35 };
36};
37
38&pfc {
39 scif0_pins: serial0 {
40 renesas,groups = "scif0_data_d";
41 renesas,function = "scif0";
42 };
Sergei Shtylyov26b0d2c2014-04-25 02:44:12 +040043
44 ether_pins: ether {
45 renesas,groups = "eth_link", "eth_mdio", "eth_rmii";
46 renesas,function = "eth";
47 };
48
49 phy1_pins: phy1 {
50 renesas,groups = "intc_irq0";
51 renesas,function = "intc";
52 };
Sergei Shtylyov4b37ab02014-04-25 02:42:41 +040053};
54
55&scif0 {
56 pinctrl-0 = <&scif0_pins>;
57 pinctrl-names = "default";
58
59 status = "okay";
60};
Sergei Shtylyov26b0d2c2014-04-25 02:44:12 +040061
62&ether {
63 pinctrl-0 = <&ether_pins &phy1_pins>;
64 pinctrl-names = "default";
65
66 phy-handle = <&phy1>;
67 renesas,ether-link-active-low;
68 status = "ok";
69
70 phy1: ethernet-phy@1 {
71 reg = <1>;
72 interrupt-parent = <&irqc0>;
73 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
74 micrel,led-mode = <1>;
75 };
76};
Sergei Shtylyov5a62ec572014-04-26 02:51:27 +040077
78&sata0 {
79 status = "okay";
80};