blob: a2c4e2d0a0d4b6d510c2e81c33bb617a53cbdc2e [file] [log] [blame]
wanzongshun7ec80dd2008-12-03 03:55:38 +01001/*
2 * linux/arch/arm/mach-w90x900/time.c
3 *
4 * Based on linux/arch/arm/plat-s3c24xx/time.c by Ben Dooks
5 *
wanzongshun58b53692009-08-14 15:36:44 +01006 * Copyright (c) 2009 Nuvoton technology corporation
wanzongshun7ec80dd2008-12-03 03:55:38 +01007 * All rights reserved.
8 *
9 * Wan ZongShun <mcuos.com@gmail.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 */
17
18#include <linux/kernel.h>
19#include <linux/sched.h>
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/err.h>
23#include <linux/clk.h>
24#include <linux/io.h>
25#include <linux/leds.h>
wanzongshun58b53692009-08-14 15:36:44 +010026#include <linux/clocksource.h>
27#include <linux/clockchips.h>
wanzongshun7ec80dd2008-12-03 03:55:38 +010028
29#include <asm/mach-types.h>
30#include <asm/mach/irq.h>
31#include <asm/mach/time.h>
32
wanzongshun7ec80dd2008-12-03 03:55:38 +010033#include <mach/map.h>
34#include <mach/regs-timer.h>
35
wanzongshun58b53692009-08-14 15:36:44 +010036#define RESETINT 0x1f
37#define PERIOD (0x01 << 27)
38#define ONESHOT (0x00 << 27)
39#define COUNTEN (0x01 << 30)
40#define INTEN (0x01 << 29)
41
42#define TICKS_PER_SEC 100
43#define PRESCALE 0x63 /* Divider = prescale + 1 */
44
Li Jie1368c512009-12-31 15:57:53 +010045#define TDR_SHIFT 24
Li Jie1368c512009-12-31 15:57:53 +010046
47static unsigned int timer0_load;
wanzongshun58b53692009-08-14 15:36:44 +010048
wanzongshun35c92212009-08-21 07:07:46 +010049static void nuc900_clockevent_setmode(enum clock_event_mode mode,
wanzongshun58b53692009-08-14 15:36:44 +010050 struct clock_event_device *clk)
wanzongshun7ec80dd2008-12-03 03:55:38 +010051{
wanzongshun58b53692009-08-14 15:36:44 +010052 unsigned int val;
53
54 val = __raw_readl(REG_TCSR0);
55 val &= ~(0x03 << 27);
56
57 switch (mode) {
58 case CLOCK_EVT_MODE_PERIODIC:
59 __raw_writel(timer0_load, REG_TICR0);
60 val |= (PERIOD | COUNTEN | INTEN | PRESCALE);
61 break;
62
63 case CLOCK_EVT_MODE_ONESHOT:
64 val |= (ONESHOT | COUNTEN | INTEN | PRESCALE);
65 break;
66
67 case CLOCK_EVT_MODE_UNUSED:
68 case CLOCK_EVT_MODE_SHUTDOWN:
69 case CLOCK_EVT_MODE_RESUME:
70 break;
71 }
72
73 __raw_writel(val, REG_TCSR0);
74}
75
wanzongshun35c92212009-08-21 07:07:46 +010076static int nuc900_clockevent_setnextevent(unsigned long evt,
wanzongshun58b53692009-08-14 15:36:44 +010077 struct clock_event_device *clk)
78{
79 unsigned int val;
80
81 __raw_writel(evt, REG_TICR0);
82
83 val = __raw_readl(REG_TCSR0);
84 val |= (COUNTEN | INTEN | PRESCALE);
85 __raw_writel(val, REG_TCSR0);
86
wanzongshun7ec80dd2008-12-03 03:55:38 +010087 return 0;
88}
89
wanzongshun35c92212009-08-21 07:07:46 +010090static struct clock_event_device nuc900_clockevent_device = {
91 .name = "nuc900-timer0",
wanzongshun58b53692009-08-14 15:36:44 +010092 .shift = 32,
Li Jie1368c512009-12-31 15:57:53 +010093 .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
wanzongshun35c92212009-08-21 07:07:46 +010094 .set_mode = nuc900_clockevent_setmode,
95 .set_next_event = nuc900_clockevent_setnextevent,
wanzongshun58b53692009-08-14 15:36:44 +010096 .rating = 300,
97};
98
wanzongshun7ec80dd2008-12-03 03:55:38 +010099/*IRQ handler for the timer*/
100
wanzongshun35c92212009-08-21 07:07:46 +0100101static irqreturn_t nuc900_timer0_interrupt(int irq, void *dev_id)
wanzongshun7ec80dd2008-12-03 03:55:38 +0100102{
wanzongshun35c92212009-08-21 07:07:46 +0100103 struct clock_event_device *evt = &nuc900_clockevent_device;
wanzongshun58b53692009-08-14 15:36:44 +0100104
wanzongshun7ec80dd2008-12-03 03:55:38 +0100105 __raw_writel(0x01, REG_TISR); /* clear TIF0 */
wanzongshun58b53692009-08-14 15:36:44 +0100106
107 evt->event_handler(evt);
wanzongshun7ec80dd2008-12-03 03:55:38 +0100108 return IRQ_HANDLED;
109}
110
wanzongshun35c92212009-08-21 07:07:46 +0100111static struct irqaction nuc900_timer0_irq = {
112 .name = "nuc900-timer0",
wanzongshun7ec80dd2008-12-03 03:55:38 +0100113 .flags = IRQF_DISABLED | IRQF_TIMER | IRQF_IRQPOLL,
wanzongshun35c92212009-08-21 07:07:46 +0100114 .handler = nuc900_timer0_interrupt,
wanzongshun7ec80dd2008-12-03 03:55:38 +0100115};
116
Li Jie1368c512009-12-31 15:57:53 +0100117static void __init nuc900_clockevents_init(void)
wanzongshun7ec80dd2008-12-03 03:55:38 +0100118{
Li Jie1368c512009-12-31 15:57:53 +0100119 unsigned int rate;
120 struct clk *clk = clk_get(NULL, "timer0");
121
122 BUG_ON(IS_ERR(clk));
123
124 __raw_writel(0x00, REG_TCSR0);
125
126 clk_enable(clk);
127 rate = clk_get_rate(clk) / (PRESCALE + 1);
128
129 timer0_load = (rate / TICKS_PER_SEC);
130
131 __raw_writel(RESETINT, REG_TISR);
132 setup_irq(IRQ_TIMER0, &nuc900_timer0_irq);
133
wanzongshun35c92212009-08-21 07:07:46 +0100134 nuc900_clockevent_device.mult = div_sc(rate, NSEC_PER_SEC,
135 nuc900_clockevent_device.shift);
136 nuc900_clockevent_device.max_delta_ns = clockevent_delta2ns(0xffffffff,
137 &nuc900_clockevent_device);
138 nuc900_clockevent_device.min_delta_ns = clockevent_delta2ns(0xf,
139 &nuc900_clockevent_device);
140 nuc900_clockevent_device.cpumask = cpumask_of(0);
wanzongshun58b53692009-08-14 15:36:44 +0100141
wanzongshun35c92212009-08-21 07:07:46 +0100142 clockevents_register_device(&nuc900_clockevent_device);
wanzongshun7ec80dd2008-12-03 03:55:38 +0100143}
144
Li Jie1368c512009-12-31 15:57:53 +0100145static void __init nuc900_clocksource_init(void)
wanzongshun58b53692009-08-14 15:36:44 +0100146{
147 unsigned int val;
Li Jie1368c512009-12-31 15:57:53 +0100148 unsigned int rate;
149 struct clk *clk = clk_get(NULL, "timer1");
150
151 BUG_ON(IS_ERR(clk));
152
153 __raw_writel(0x00, REG_TCSR1);
154
155 clk_enable(clk);
156 rate = clk_get_rate(clk) / (PRESCALE + 1);
wanzongshun58b53692009-08-14 15:36:44 +0100157
158 __raw_writel(0xffffffff, REG_TICR1);
159
160 val = __raw_readl(REG_TCSR1);
Li Jie1368c512009-12-31 15:57:53 +0100161 val |= (COUNTEN | PERIOD | PRESCALE);
wanzongshun58b53692009-08-14 15:36:44 +0100162 __raw_writel(val, REG_TCSR1);
163
Russell King6fa5d5f2011-05-08 15:34:39 +0100164 clocksource_mmio_init(REG_TDR1, "nuc900-timer1", rate, 200,
165 TDR_SHIFT, clocksource_mmio_readl_down);
wanzongshun58b53692009-08-14 15:36:44 +0100166}
167
wanzongshun35c92212009-08-21 07:07:46 +0100168static void __init nuc900_timer_init(void)
wanzongshun58b53692009-08-14 15:36:44 +0100169{
Li Jie1368c512009-12-31 15:57:53 +0100170 nuc900_clocksource_init();
171 nuc900_clockevents_init();
wanzongshun7ec80dd2008-12-03 03:55:38 +0100172}
173
wanzongshun35c92212009-08-21 07:07:46 +0100174struct sys_timer nuc900_timer = {
175 .init = nuc900_timer_init,
wanzongshun7ec80dd2008-12-03 03:55:38 +0100176};