blob: 67a145d440f3976b92670dfc5be1c8063cc0fe2f [file] [log] [blame]
Ben Dooksd9b79fb2008-10-21 14:06:51 +01001/* arch/arm/plat-s3c64xx/irq.c
2 *
3 * Copyright 2008 Openmoko, Inc.
4 * Copyright 2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
7 *
8 * S3C64XX - Interrupt handling
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/kernel.h>
16#include <linux/interrupt.h>
Ben Dooks966bcc12008-12-12 00:24:32 +000017#include <linux/serial_core.h>
Ben Dooksf982dc52008-10-21 14:06:57 +010018#include <linux/irq.h>
Ben Dooksd9b79fb2008-10-21 14:06:51 +010019#include <linux/io.h>
20
21#include <asm/hardware/vic.h>
Ben Dooksd9b79fb2008-10-21 14:06:51 +010022
23#include <mach/map.h>
Ben Dooks7162ba02010-01-06 10:14:51 +090024#include <plat/irq-vic-timer.h>
Ben Dooks51022cf2010-01-06 11:18:44 +090025#include <plat/irq-uart.h>
Ben Dooksd9b79fb2008-10-21 14:06:51 +010026#include <plat/cpu.h>
27
Ben Dooks51022cf2010-01-06 11:18:44 +090028static struct s3c_uart_irq uart_irqs[] = {
Ben Dooks3e694d42008-10-21 14:07:05 +010029 [0] = {
30 .regs = S3C_VA_UART0,
31 .base_irq = IRQ_S3CUART_BASE0,
32 .parent_irq = IRQ_UART0,
33 },
34 [1] = {
35 .regs = S3C_VA_UART1,
36 .base_irq = IRQ_S3CUART_BASE1,
37 .parent_irq = IRQ_UART1,
38 },
39 [2] = {
40 .regs = S3C_VA_UART2,
41 .base_irq = IRQ_S3CUART_BASE2,
42 .parent_irq = IRQ_UART2,
43 },
44 [3] = {
45 .regs = S3C_VA_UART3,
46 .base_irq = IRQ_S3CUART_BASE3,
47 .parent_irq = IRQ_UART3,
48 },
49};
50
Ben Dooks3e694d42008-10-21 14:07:05 +010051
Ben Dooksd9b79fb2008-10-21 14:06:51 +010052void __init s3c64xx_init_irq(u32 vic0_valid, u32 vic1_valid)
53{
Ben Dooks39669f52008-10-21 14:07:12 +010054 printk(KERN_DEBUG "%s: initialising interrupts\n", __func__);
Ben Dooksd9b79fb2008-10-21 14:06:51 +010055
56 /* initialise the pair of VICs */
Ben Dooks5b39be42010-01-07 08:59:26 +090057 vic_init(VA_VIC0, IRQ_VIC0_BASE, vic0_valid, 0);
58 vic_init(VA_VIC1, IRQ_VIC1_BASE, vic1_valid, 0);
Ben Dooksf982dc52008-10-21 14:06:57 +010059
60 /* add the timer sub-irqs */
61
Ben Dooks7162ba02010-01-06 10:14:51 +090062 s3c_init_vic_timer_irq(IRQ_TIMER0_VIC, IRQ_TIMER0);
63 s3c_init_vic_timer_irq(IRQ_TIMER1_VIC, IRQ_TIMER1);
64 s3c_init_vic_timer_irq(IRQ_TIMER2_VIC, IRQ_TIMER2);
65 s3c_init_vic_timer_irq(IRQ_TIMER3_VIC, IRQ_TIMER3);
66 s3c_init_vic_timer_irq(IRQ_TIMER4_VIC, IRQ_TIMER4);
Ben Dooks3e694d42008-10-21 14:07:05 +010067
Ben Dooks51022cf2010-01-06 11:18:44 +090068 s3c_init_uart_irqs(uart_irqs, ARRAY_SIZE(uart_irqs));
Ben Dooksd9b79fb2008-10-21 14:06:51 +010069}