blob: 9fd4f63c45cc18b2e60dc41085425ff3d35f04b8 [file] [log] [blame]
Uwe Kleine-König8e005932010-09-28 16:37:20 +02001/*
2 * Copyright 2009-2010 Pengutronix
3 * Uwe Kleine-Koenig <u.kleine-koenig@pengutronix.de>
4 *
5 * loosely based on an earlier driver that has
6 * Copyright 2009 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
7 *
8 * This program is free software; you can redistribute it and/or modify it under
9 * the terms of the GNU General Public License version 2 as published by the
10 * Free Software Foundation.
11 */
Uwe Kleine-König8e005932010-09-28 16:37:20 +020012
13#include <linux/slab.h>
14#include <linux/module.h>
15#include <linux/platform_device.h>
16#include <linux/mutex.h>
17#include <linux/interrupt.h>
18#include <linux/spi/spi.h>
19#include <linux/mfd/core.h>
20#include <linux/mfd/mc13xxx.h>
Shawn Guo876989d2011-12-12 18:52:57 +010021#include <linux/of.h>
22#include <linux/of_device.h>
23#include <linux/of_gpio.h>
Uwe Kleine-König8e005932010-09-28 16:37:20 +020024
25struct mc13xxx {
26 struct spi_device *spidev;
27 struct mutex lock;
28 int irq;
Shawn Guo876989d2011-12-12 18:52:57 +010029 int flags;
Uwe Kleine-König8e005932010-09-28 16:37:20 +020030
31 irq_handler_t irqhandler[MC13XXX_NUM_IRQ];
32 void *irqdata[MC13XXX_NUM_IRQ];
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +020033
34 int adcflags;
Uwe Kleine-König8e005932010-09-28 16:37:20 +020035};
36
Uwe Kleine-König8e005932010-09-28 16:37:20 +020037#define MC13XXX_IRQSTAT0 0
38#define MC13XXX_IRQSTAT0_ADCDONEI (1 << 0)
39#define MC13XXX_IRQSTAT0_ADCBISDONEI (1 << 1)
40#define MC13XXX_IRQSTAT0_TSI (1 << 2)
41#define MC13783_IRQSTAT0_WHIGHI (1 << 3)
42#define MC13783_IRQSTAT0_WLOWI (1 << 4)
43#define MC13XXX_IRQSTAT0_CHGDETI (1 << 6)
44#define MC13783_IRQSTAT0_CHGOVI (1 << 7)
45#define MC13XXX_IRQSTAT0_CHGREVI (1 << 8)
46#define MC13XXX_IRQSTAT0_CHGSHORTI (1 << 9)
47#define MC13XXX_IRQSTAT0_CCCVI (1 << 10)
48#define MC13XXX_IRQSTAT0_CHGCURRI (1 << 11)
49#define MC13XXX_IRQSTAT0_BPONI (1 << 12)
50#define MC13XXX_IRQSTAT0_LOBATLI (1 << 13)
51#define MC13XXX_IRQSTAT0_LOBATHI (1 << 14)
52#define MC13783_IRQSTAT0_UDPI (1 << 15)
53#define MC13783_IRQSTAT0_USBI (1 << 16)
54#define MC13783_IRQSTAT0_IDI (1 << 19)
55#define MC13783_IRQSTAT0_SE1I (1 << 21)
56#define MC13783_IRQSTAT0_CKDETI (1 << 22)
57#define MC13783_IRQSTAT0_UDMI (1 << 23)
58
59#define MC13XXX_IRQMASK0 1
60#define MC13XXX_IRQMASK0_ADCDONEM MC13XXX_IRQSTAT0_ADCDONEI
61#define MC13XXX_IRQMASK0_ADCBISDONEM MC13XXX_IRQSTAT0_ADCBISDONEI
62#define MC13XXX_IRQMASK0_TSM MC13XXX_IRQSTAT0_TSI
63#define MC13783_IRQMASK0_WHIGHM MC13783_IRQSTAT0_WHIGHI
64#define MC13783_IRQMASK0_WLOWM MC13783_IRQSTAT0_WLOWI
65#define MC13XXX_IRQMASK0_CHGDETM MC13XXX_IRQSTAT0_CHGDETI
66#define MC13783_IRQMASK0_CHGOVM MC13783_IRQSTAT0_CHGOVI
67#define MC13XXX_IRQMASK0_CHGREVM MC13XXX_IRQSTAT0_CHGREVI
68#define MC13XXX_IRQMASK0_CHGSHORTM MC13XXX_IRQSTAT0_CHGSHORTI
69#define MC13XXX_IRQMASK0_CCCVM MC13XXX_IRQSTAT0_CCCVI
70#define MC13XXX_IRQMASK0_CHGCURRM MC13XXX_IRQSTAT0_CHGCURRI
71#define MC13XXX_IRQMASK0_BPONM MC13XXX_IRQSTAT0_BPONI
72#define MC13XXX_IRQMASK0_LOBATLM MC13XXX_IRQSTAT0_LOBATLI
73#define MC13XXX_IRQMASK0_LOBATHM MC13XXX_IRQSTAT0_LOBATHI
74#define MC13783_IRQMASK0_UDPM MC13783_IRQSTAT0_UDPI
75#define MC13783_IRQMASK0_USBM MC13783_IRQSTAT0_USBI
76#define MC13783_IRQMASK0_IDM MC13783_IRQSTAT0_IDI
77#define MC13783_IRQMASK0_SE1M MC13783_IRQSTAT0_SE1I
78#define MC13783_IRQMASK0_CKDETM MC13783_IRQSTAT0_CKDETI
79#define MC13783_IRQMASK0_UDMM MC13783_IRQSTAT0_UDMI
80
81#define MC13XXX_IRQSTAT1 3
82#define MC13XXX_IRQSTAT1_1HZI (1 << 0)
83#define MC13XXX_IRQSTAT1_TODAI (1 << 1)
84#define MC13783_IRQSTAT1_ONOFD1I (1 << 3)
85#define MC13783_IRQSTAT1_ONOFD2I (1 << 4)
86#define MC13783_IRQSTAT1_ONOFD3I (1 << 5)
87#define MC13XXX_IRQSTAT1_SYSRSTI (1 << 6)
88#define MC13XXX_IRQSTAT1_RTCRSTI (1 << 7)
89#define MC13XXX_IRQSTAT1_PCI (1 << 8)
90#define MC13XXX_IRQSTAT1_WARMI (1 << 9)
91#define MC13XXX_IRQSTAT1_MEMHLDI (1 << 10)
92#define MC13783_IRQSTAT1_PWRRDYI (1 << 11)
93#define MC13XXX_IRQSTAT1_THWARNLI (1 << 12)
94#define MC13XXX_IRQSTAT1_THWARNHI (1 << 13)
95#define MC13XXX_IRQSTAT1_CLKI (1 << 14)
96#define MC13783_IRQSTAT1_SEMAFI (1 << 15)
97#define MC13783_IRQSTAT1_MC2BI (1 << 17)
98#define MC13783_IRQSTAT1_HSDETI (1 << 18)
99#define MC13783_IRQSTAT1_HSLI (1 << 19)
100#define MC13783_IRQSTAT1_ALSPTHI (1 << 20)
101#define MC13783_IRQSTAT1_AHSSHORTI (1 << 21)
102
103#define MC13XXX_IRQMASK1 4
104#define MC13XXX_IRQMASK1_1HZM MC13XXX_IRQSTAT1_1HZI
105#define MC13XXX_IRQMASK1_TODAM MC13XXX_IRQSTAT1_TODAI
106#define MC13783_IRQMASK1_ONOFD1M MC13783_IRQSTAT1_ONOFD1I
107#define MC13783_IRQMASK1_ONOFD2M MC13783_IRQSTAT1_ONOFD2I
108#define MC13783_IRQMASK1_ONOFD3M MC13783_IRQSTAT1_ONOFD3I
109#define MC13XXX_IRQMASK1_SYSRSTM MC13XXX_IRQSTAT1_SYSRSTI
110#define MC13XXX_IRQMASK1_RTCRSTM MC13XXX_IRQSTAT1_RTCRSTI
111#define MC13XXX_IRQMASK1_PCM MC13XXX_IRQSTAT1_PCI
112#define MC13XXX_IRQMASK1_WARMM MC13XXX_IRQSTAT1_WARMI
113#define MC13XXX_IRQMASK1_MEMHLDM MC13XXX_IRQSTAT1_MEMHLDI
114#define MC13783_IRQMASK1_PWRRDYM MC13783_IRQSTAT1_PWRRDYI
115#define MC13XXX_IRQMASK1_THWARNLM MC13XXX_IRQSTAT1_THWARNLI
116#define MC13XXX_IRQMASK1_THWARNHM MC13XXX_IRQSTAT1_THWARNHI
117#define MC13XXX_IRQMASK1_CLKM MC13XXX_IRQSTAT1_CLKI
118#define MC13783_IRQMASK1_SEMAFM MC13783_IRQSTAT1_SEMAFI
119#define MC13783_IRQMASK1_MC2BM MC13783_IRQSTAT1_MC2BI
120#define MC13783_IRQMASK1_HSDETM MC13783_IRQSTAT1_HSDETI
121#define MC13783_IRQMASK1_HSLM MC13783_IRQSTAT1_HSLI
122#define MC13783_IRQMASK1_ALSPTHM MC13783_IRQSTAT1_ALSPTHI
123#define MC13783_IRQMASK1_AHSSHORTM MC13783_IRQSTAT1_AHSSHORTI
124
125#define MC13XXX_REVISION 7
126#define MC13XXX_REVISION_REVMETAL (0x07 << 0)
127#define MC13XXX_REVISION_REVFULL (0x03 << 3)
128#define MC13XXX_REVISION_ICID (0x07 << 6)
129#define MC13XXX_REVISION_FIN (0x03 << 9)
130#define MC13XXX_REVISION_FAB (0x03 << 11)
131#define MC13XXX_REVISION_ICIDCODE (0x3f << 13)
132
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200133#define MC13XXX_ADC1 44
134#define MC13XXX_ADC1_ADEN (1 << 0)
135#define MC13XXX_ADC1_RAND (1 << 1)
136#define MC13XXX_ADC1_ADSEL (1 << 3)
137#define MC13XXX_ADC1_ASC (1 << 20)
138#define MC13XXX_ADC1_ADTRIGIGN (1 << 21)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200139
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200140#define MC13XXX_ADC2 45
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200141
142#define MC13XXX_NUMREGS 0x3f
143
144void mc13xxx_lock(struct mc13xxx *mc13xxx)
145{
146 if (!mutex_trylock(&mc13xxx->lock)) {
147 dev_dbg(&mc13xxx->spidev->dev, "wait for %s from %pf\n",
148 __func__, __builtin_return_address(0));
149
150 mutex_lock(&mc13xxx->lock);
151 }
152 dev_dbg(&mc13xxx->spidev->dev, "%s from %pf\n",
153 __func__, __builtin_return_address(0));
154}
155EXPORT_SYMBOL(mc13xxx_lock);
156
157void mc13xxx_unlock(struct mc13xxx *mc13xxx)
158{
159 dev_dbg(&mc13xxx->spidev->dev, "%s from %pf\n",
160 __func__, __builtin_return_address(0));
161 mutex_unlock(&mc13xxx->lock);
162}
163EXPORT_SYMBOL(mc13xxx_unlock);
164
165#define MC13XXX_REGOFFSET_SHIFT 25
166int mc13xxx_reg_read(struct mc13xxx *mc13xxx, unsigned int offset, u32 *val)
167{
168 struct spi_transfer t;
169 struct spi_message m;
170 int ret;
171
172 BUG_ON(!mutex_is_locked(&mc13xxx->lock));
173
174 if (offset > MC13XXX_NUMREGS)
175 return -EINVAL;
176
177 *val = offset << MC13XXX_REGOFFSET_SHIFT;
178
179 memset(&t, 0, sizeof(t));
180
181 t.tx_buf = val;
182 t.rx_buf = val;
183 t.len = sizeof(u32);
184
185 spi_message_init(&m);
186 spi_message_add_tail(&t, &m);
187
188 ret = spi_sync(mc13xxx->spidev, &m);
189
190 /* error in message.status implies error return from spi_sync */
191 BUG_ON(!ret && m.status);
192
193 if (ret)
194 return ret;
195
196 *val &= 0xffffff;
197
198 dev_vdbg(&mc13xxx->spidev->dev, "[0x%02x] -> 0x%06x\n", offset, *val);
199
200 return 0;
201}
202EXPORT_SYMBOL(mc13xxx_reg_read);
203
204int mc13xxx_reg_write(struct mc13xxx *mc13xxx, unsigned int offset, u32 val)
205{
206 u32 buf;
207 struct spi_transfer t;
208 struct spi_message m;
209 int ret;
210
211 BUG_ON(!mutex_is_locked(&mc13xxx->lock));
212
213 dev_vdbg(&mc13xxx->spidev->dev, "[0x%02x] <- 0x%06x\n", offset, val);
214
215 if (offset > MC13XXX_NUMREGS || val > 0xffffff)
216 return -EINVAL;
217
218 buf = 1 << 31 | offset << MC13XXX_REGOFFSET_SHIFT | val;
219
220 memset(&t, 0, sizeof(t));
221
222 t.tx_buf = &buf;
223 t.rx_buf = &buf;
224 t.len = sizeof(u32);
225
226 spi_message_init(&m);
227 spi_message_add_tail(&t, &m);
228
229 ret = spi_sync(mc13xxx->spidev, &m);
230
231 BUG_ON(!ret && m.status);
232
233 if (ret)
234 return ret;
235
236 return 0;
237}
238EXPORT_SYMBOL(mc13xxx_reg_write);
239
240int mc13xxx_reg_rmw(struct mc13xxx *mc13xxx, unsigned int offset,
241 u32 mask, u32 val)
242{
243 int ret;
244 u32 valread;
245
246 BUG_ON(val & ~mask);
247
248 ret = mc13xxx_reg_read(mc13xxx, offset, &valread);
249 if (ret)
250 return ret;
251
252 valread = (valread & ~mask) | val;
253
254 return mc13xxx_reg_write(mc13xxx, offset, valread);
255}
256EXPORT_SYMBOL(mc13xxx_reg_rmw);
257
258int mc13xxx_irq_mask(struct mc13xxx *mc13xxx, int irq)
259{
260 int ret;
261 unsigned int offmask = irq < 24 ? MC13XXX_IRQMASK0 : MC13XXX_IRQMASK1;
262 u32 irqbit = 1 << (irq < 24 ? irq : irq - 24);
263 u32 mask;
264
265 if (irq < 0 || irq >= MC13XXX_NUM_IRQ)
266 return -EINVAL;
267
268 ret = mc13xxx_reg_read(mc13xxx, offmask, &mask);
269 if (ret)
270 return ret;
271
272 if (mask & irqbit)
273 /* already masked */
274 return 0;
275
276 return mc13xxx_reg_write(mc13xxx, offmask, mask | irqbit);
277}
278EXPORT_SYMBOL(mc13xxx_irq_mask);
279
280int mc13xxx_irq_unmask(struct mc13xxx *mc13xxx, int irq)
281{
282 int ret;
283 unsigned int offmask = irq < 24 ? MC13XXX_IRQMASK0 : MC13XXX_IRQMASK1;
284 u32 irqbit = 1 << (irq < 24 ? irq : irq - 24);
285 u32 mask;
286
287 if (irq < 0 || irq >= MC13XXX_NUM_IRQ)
288 return -EINVAL;
289
290 ret = mc13xxx_reg_read(mc13xxx, offmask, &mask);
291 if (ret)
292 return ret;
293
294 if (!(mask & irqbit))
295 /* already unmasked */
296 return 0;
297
298 return mc13xxx_reg_write(mc13xxx, offmask, mask & ~irqbit);
299}
300EXPORT_SYMBOL(mc13xxx_irq_unmask);
301
302int mc13xxx_irq_status(struct mc13xxx *mc13xxx, int irq,
303 int *enabled, int *pending)
304{
305 int ret;
306 unsigned int offmask = irq < 24 ? MC13XXX_IRQMASK0 : MC13XXX_IRQMASK1;
307 unsigned int offstat = irq < 24 ? MC13XXX_IRQSTAT0 : MC13XXX_IRQSTAT1;
308 u32 irqbit = 1 << (irq < 24 ? irq : irq - 24);
309
310 if (irq < 0 || irq >= MC13XXX_NUM_IRQ)
311 return -EINVAL;
312
313 if (enabled) {
314 u32 mask;
315
316 ret = mc13xxx_reg_read(mc13xxx, offmask, &mask);
317 if (ret)
318 return ret;
319
320 *enabled = mask & irqbit;
321 }
322
323 if (pending) {
324 u32 stat;
325
326 ret = mc13xxx_reg_read(mc13xxx, offstat, &stat);
327 if (ret)
328 return ret;
329
330 *pending = stat & irqbit;
331 }
332
333 return 0;
334}
335EXPORT_SYMBOL(mc13xxx_irq_status);
336
337int mc13xxx_irq_ack(struct mc13xxx *mc13xxx, int irq)
338{
339 unsigned int offstat = irq < 24 ? MC13XXX_IRQSTAT0 : MC13XXX_IRQSTAT1;
340 unsigned int val = 1 << (irq < 24 ? irq : irq - 24);
341
342 BUG_ON(irq < 0 || irq >= MC13XXX_NUM_IRQ);
343
344 return mc13xxx_reg_write(mc13xxx, offstat, val);
345}
346EXPORT_SYMBOL(mc13xxx_irq_ack);
347
348int mc13xxx_irq_request_nounmask(struct mc13xxx *mc13xxx, int irq,
349 irq_handler_t handler, const char *name, void *dev)
350{
351 BUG_ON(!mutex_is_locked(&mc13xxx->lock));
352 BUG_ON(!handler);
353
354 if (irq < 0 || irq >= MC13XXX_NUM_IRQ)
355 return -EINVAL;
356
357 if (mc13xxx->irqhandler[irq])
358 return -EBUSY;
359
360 mc13xxx->irqhandler[irq] = handler;
361 mc13xxx->irqdata[irq] = dev;
362
363 return 0;
364}
365EXPORT_SYMBOL(mc13xxx_irq_request_nounmask);
366
367int mc13xxx_irq_request(struct mc13xxx *mc13xxx, int irq,
368 irq_handler_t handler, const char *name, void *dev)
369{
370 int ret;
371
372 ret = mc13xxx_irq_request_nounmask(mc13xxx, irq, handler, name, dev);
373 if (ret)
374 return ret;
375
376 ret = mc13xxx_irq_unmask(mc13xxx, irq);
377 if (ret) {
378 mc13xxx->irqhandler[irq] = NULL;
379 mc13xxx->irqdata[irq] = NULL;
380 return ret;
381 }
382
383 return 0;
384}
385EXPORT_SYMBOL(mc13xxx_irq_request);
386
387int mc13xxx_irq_free(struct mc13xxx *mc13xxx, int irq, void *dev)
388{
389 int ret;
390 BUG_ON(!mutex_is_locked(&mc13xxx->lock));
391
392 if (irq < 0 || irq >= MC13XXX_NUM_IRQ || !mc13xxx->irqhandler[irq] ||
393 mc13xxx->irqdata[irq] != dev)
394 return -EINVAL;
395
396 ret = mc13xxx_irq_mask(mc13xxx, irq);
397 if (ret)
398 return ret;
399
400 mc13xxx->irqhandler[irq] = NULL;
401 mc13xxx->irqdata[irq] = NULL;
402
403 return 0;
404}
405EXPORT_SYMBOL(mc13xxx_irq_free);
406
407static inline irqreturn_t mc13xxx_irqhandler(struct mc13xxx *mc13xxx, int irq)
408{
409 return mc13xxx->irqhandler[irq](irq, mc13xxx->irqdata[irq]);
410}
411
412/*
413 * returns: number of handled irqs or negative error
414 * locking: holds mc13xxx->lock
415 */
416static int mc13xxx_irq_handle(struct mc13xxx *mc13xxx,
417 unsigned int offstat, unsigned int offmask, int baseirq)
418{
419 u32 stat, mask;
420 int ret = mc13xxx_reg_read(mc13xxx, offstat, &stat);
421 int num_handled = 0;
422
423 if (ret)
424 return ret;
425
426 ret = mc13xxx_reg_read(mc13xxx, offmask, &mask);
427 if (ret)
428 return ret;
429
430 while (stat & ~mask) {
431 int irq = __ffs(stat & ~mask);
432
433 stat &= ~(1 << irq);
434
435 if (likely(mc13xxx->irqhandler[baseirq + irq])) {
436 irqreturn_t handled;
437
438 handled = mc13xxx_irqhandler(mc13xxx, baseirq + irq);
439 if (handled == IRQ_HANDLED)
440 num_handled++;
441 } else {
442 dev_err(&mc13xxx->spidev->dev,
443 "BUG: irq %u but no handler\n",
444 baseirq + irq);
445
446 mask |= 1 << irq;
447
448 ret = mc13xxx_reg_write(mc13xxx, offmask, mask);
449 }
450 }
451
452 return num_handled;
453}
454
455static irqreturn_t mc13xxx_irq_thread(int irq, void *data)
456{
457 struct mc13xxx *mc13xxx = data;
458 irqreturn_t ret;
459 int handled = 0;
460
461 mc13xxx_lock(mc13xxx);
462
463 ret = mc13xxx_irq_handle(mc13xxx, MC13XXX_IRQSTAT0,
464 MC13XXX_IRQMASK0, 0);
465 if (ret > 0)
466 handled = 1;
467
468 ret = mc13xxx_irq_handle(mc13xxx, MC13XXX_IRQSTAT1,
469 MC13XXX_IRQMASK1, 24);
470 if (ret > 0)
471 handled = 1;
472
473 mc13xxx_unlock(mc13xxx);
474
475 return IRQ_RETVAL(handled);
476}
477
478enum mc13xxx_id {
479 MC13XXX_ID_MC13783,
480 MC13XXX_ID_MC13892,
481 MC13XXX_ID_INVALID,
482};
483
Uwe Kleine-Königbb3149a92011-09-23 21:51:42 +0200484static const char *mc13xxx_chipname[] = {
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200485 [MC13XXX_ID_MC13783] = "mc13783",
486 [MC13XXX_ID_MC13892] = "mc13892",
487};
488
489#define maskval(reg, mask) (((reg) & (mask)) >> __ffs(mask))
490static int mc13xxx_identify(struct mc13xxx *mc13xxx, enum mc13xxx_id *id)
491{
492 u32 icid;
493 u32 revision;
494 const char *name;
495 int ret;
496
497 ret = mc13xxx_reg_read(mc13xxx, 46, &icid);
498 if (ret)
499 return ret;
500
501 icid = (icid >> 6) & 0x7;
502
503 switch (icid) {
504 case 2:
505 *id = MC13XXX_ID_MC13783;
506 name = "mc13783";
507 break;
508 case 7:
509 *id = MC13XXX_ID_MC13892;
510 name = "mc13892";
511 break;
512 default:
513 *id = MC13XXX_ID_INVALID;
514 break;
515 }
516
517 if (*id == MC13XXX_ID_MC13783 || *id == MC13XXX_ID_MC13892) {
518 ret = mc13xxx_reg_read(mc13xxx, MC13XXX_REVISION, &revision);
519 if (ret)
520 return ret;
521
522 dev_info(&mc13xxx->spidev->dev, "%s: rev: %d.%d, "
523 "fin: %d, fab: %d, icid: %d/%d\n",
524 mc13xxx_chipname[*id],
525 maskval(revision, MC13XXX_REVISION_REVFULL),
526 maskval(revision, MC13XXX_REVISION_REVMETAL),
527 maskval(revision, MC13XXX_REVISION_FIN),
528 maskval(revision, MC13XXX_REVISION_FAB),
529 maskval(revision, MC13XXX_REVISION_ICID),
530 maskval(revision, MC13XXX_REVISION_ICIDCODE));
531 }
532
533 if (*id != MC13XXX_ID_INVALID) {
534 const struct spi_device_id *devid =
535 spi_get_device_id(mc13xxx->spidev);
536 if (!devid || devid->driver_data != *id)
537 dev_warn(&mc13xxx->spidev->dev, "device id doesn't "
538 "match auto detection!\n");
539 }
540
541 return 0;
542}
543
544static const char *mc13xxx_get_chipname(struct mc13xxx *mc13xxx)
545{
546 const struct spi_device_id *devid =
547 spi_get_device_id(mc13xxx->spidev);
548
549 if (!devid)
550 return NULL;
551
552 return mc13xxx_chipname[devid->driver_data];
553}
554
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200555int mc13xxx_get_flags(struct mc13xxx *mc13xxx)
556{
Shawn Guo876989d2011-12-12 18:52:57 +0100557 return mc13xxx->flags;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200558}
559EXPORT_SYMBOL(mc13xxx_get_flags);
560
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200561#define MC13XXX_ADC1_CHAN0_SHIFT 5
562#define MC13XXX_ADC1_CHAN1_SHIFT 8
Michael Thalmeier1039d762012-02-20 12:18:13 +0100563#define MC13783_ADC1_ATO_SHIFT 11
564#define MC13783_ADC1_ATOX (1 << 19)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200565
566struct mc13xxx_adcdone_data {
567 struct mc13xxx *mc13xxx;
568 struct completion done;
569};
570
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200571static irqreturn_t mc13xxx_handler_adcdone(int irq, void *data)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200572{
573 struct mc13xxx_adcdone_data *adcdone_data = data;
574
575 mc13xxx_irq_ack(adcdone_data->mc13xxx, irq);
576
577 complete_all(&adcdone_data->done);
578
579 return IRQ_HANDLED;
580}
581
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200582#define MC13XXX_ADC_WORKING (1 << 0)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200583
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200584int mc13xxx_adc_do_conversion(struct mc13xxx *mc13xxx, unsigned int mode,
Michael Thalmeier1039d762012-02-20 12:18:13 +0100585 unsigned int channel, u8 ato, bool atox,
586 unsigned int *sample)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200587{
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200588 u32 adc0, adc1, old_adc0;
589 int i, ret;
590 struct mc13xxx_adcdone_data adcdone_data = {
591 .mc13xxx = mc13xxx,
592 };
593 init_completion(&adcdone_data.done);
594
595 dev_dbg(&mc13xxx->spidev->dev, "%s\n", __func__);
596
597 mc13xxx_lock(mc13xxx);
598
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200599 if (mc13xxx->adcflags & MC13XXX_ADC_WORKING) {
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200600 ret = -EBUSY;
601 goto out;
602 }
603
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200604 mc13xxx->adcflags |= MC13XXX_ADC_WORKING;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200605
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200606 mc13xxx_reg_read(mc13xxx, MC13XXX_ADC0, &old_adc0);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200607
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200608 adc0 = MC13XXX_ADC0_ADINC1 | MC13XXX_ADC0_ADINC2;
609 adc1 = MC13XXX_ADC1_ADEN | MC13XXX_ADC1_ADTRIGIGN | MC13XXX_ADC1_ASC;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200610
611 if (channel > 7)
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200612 adc1 |= MC13XXX_ADC1_ADSEL;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200613
614 switch (mode) {
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200615 case MC13XXX_ADC_MODE_TS:
616 adc0 |= MC13XXX_ADC0_ADREFEN | MC13XXX_ADC0_TSMOD0 |
617 MC13XXX_ADC0_TSMOD1;
618 adc1 |= 4 << MC13XXX_ADC1_CHAN1_SHIFT;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200619 break;
620
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200621 case MC13XXX_ADC_MODE_SINGLE_CHAN:
Robin van der Gracht21618912011-11-29 12:09:03 +0100622 adc0 |= old_adc0 & MC13XXX_ADC0_CONFIG_MASK;
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200623 adc1 |= (channel & 0x7) << MC13XXX_ADC1_CHAN0_SHIFT;
624 adc1 |= MC13XXX_ADC1_RAND;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200625 break;
626
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200627 case MC13XXX_ADC_MODE_MULT_CHAN:
Robin van der Gracht21618912011-11-29 12:09:03 +0100628 adc0 |= old_adc0 & MC13XXX_ADC0_CONFIG_MASK;
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200629 adc1 |= 4 << MC13XXX_ADC1_CHAN1_SHIFT;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200630 break;
631
632 default:
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200633 mc13xxx_unlock(mc13xxx);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200634 return -EINVAL;
635 }
636
Michael Thalmeier1039d762012-02-20 12:18:13 +0100637 adc1 |= ato << MC13783_ADC1_ATO_SHIFT;
638 if (atox)
639 adc1 |= MC13783_ADC1_ATOX;
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200640 dev_dbg(&mc13xxx->spidev->dev, "%s: request irq\n", __func__);
641 mc13xxx_irq_request(mc13xxx, MC13XXX_IRQ_ADCDONE,
642 mc13xxx_handler_adcdone, __func__, &adcdone_data);
643 mc13xxx_irq_ack(mc13xxx, MC13XXX_IRQ_ADCDONE);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200644
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200645 mc13xxx_reg_write(mc13xxx, MC13XXX_ADC0, adc0);
646 mc13xxx_reg_write(mc13xxx, MC13XXX_ADC1, adc1);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200647
648 mc13xxx_unlock(mc13xxx);
649
650 ret = wait_for_completion_interruptible_timeout(&adcdone_data.done, HZ);
651
652 if (!ret)
653 ret = -ETIMEDOUT;
654
655 mc13xxx_lock(mc13xxx);
656
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200657 mc13xxx_irq_free(mc13xxx, MC13XXX_IRQ_ADCDONE, &adcdone_data);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200658
659 if (ret > 0)
660 for (i = 0; i < 4; ++i) {
661 ret = mc13xxx_reg_read(mc13xxx,
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200662 MC13XXX_ADC2, &sample[i]);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200663 if (ret)
664 break;
665 }
666
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200667 if (mode == MC13XXX_ADC_MODE_TS)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200668 /* restore TSMOD */
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200669 mc13xxx_reg_write(mc13xxx, MC13XXX_ADC0, old_adc0);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200670
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200671 mc13xxx->adcflags &= ~MC13XXX_ADC_WORKING;
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200672out:
673 mc13xxx_unlock(mc13xxx);
674
675 return ret;
676}
Uwe Kleine-Königfec316d2011-08-24 15:28:21 +0200677EXPORT_SYMBOL_GPL(mc13xxx_adc_do_conversion);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200678
679static int mc13xxx_add_subdevice_pdata(struct mc13xxx *mc13xxx,
Samuel Ortizc8a03c92011-04-08 01:55:01 +0200680 const char *format, void *pdata, size_t pdata_size)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200681{
682 char buf[30];
683 const char *name = mc13xxx_get_chipname(mc13xxx);
684
685 struct mfd_cell cell = {
Samuel Ortizc8a03c92011-04-08 01:55:01 +0200686 .platform_data = pdata,
687 .pdata_size = pdata_size,
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200688 };
689
690 /* there is no asnprintf in the kernel :-( */
691 if (snprintf(buf, sizeof(buf), format, name) > sizeof(buf))
692 return -E2BIG;
693
694 cell.name = kmemdup(buf, strlen(buf) + 1, GFP_KERNEL);
695 if (!cell.name)
696 return -ENOMEM;
697
698 return mfd_add_devices(&mc13xxx->spidev->dev, -1, &cell, 1, NULL, 0);
699}
700
701static int mc13xxx_add_subdevice(struct mc13xxx *mc13xxx, const char *format)
702{
Samuel Ortizc8a03c92011-04-08 01:55:01 +0200703 return mc13xxx_add_subdevice_pdata(mc13xxx, format, NULL, 0);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200704}
705
Shawn Guo876989d2011-12-12 18:52:57 +0100706#ifdef CONFIG_OF
707static int mc13xxx_probe_flags_dt(struct mc13xxx *mc13xxx)
708{
709 struct device_node *np = mc13xxx->spidev->dev.of_node;
710
711 if (!np)
712 return -ENODEV;
713
714 if (of_get_property(np, "fsl,mc13xxx-uses-adc", NULL))
715 mc13xxx->flags |= MC13XXX_USE_ADC;
716
717 if (of_get_property(np, "fsl,mc13xxx-uses-codec", NULL))
718 mc13xxx->flags |= MC13XXX_USE_CODEC;
719
720 if (of_get_property(np, "fsl,mc13xxx-uses-rtc", NULL))
721 mc13xxx->flags |= MC13XXX_USE_RTC;
722
723 if (of_get_property(np, "fsl,mc13xxx-uses-touch", NULL))
724 mc13xxx->flags |= MC13XXX_USE_TOUCHSCREEN;
725
726 return 0;
727}
728#else
729static inline int mc13xxx_probe_flags_dt(struct mc13xxx *mc13xxx)
730{
731 return -ENODEV;
732}
733#endif
734
735static const struct spi_device_id mc13xxx_device_id[] = {
736 {
737 .name = "mc13783",
738 .driver_data = MC13XXX_ID_MC13783,
739 }, {
740 .name = "mc13892",
741 .driver_data = MC13XXX_ID_MC13892,
742 }, {
743 /* sentinel */
744 }
745};
746MODULE_DEVICE_TABLE(spi, mc13xxx_device_id);
747
748static const struct of_device_id mc13xxx_dt_ids[] = {
749 { .compatible = "fsl,mc13783", .data = (void *) MC13XXX_ID_MC13783, },
750 { .compatible = "fsl,mc13892", .data = (void *) MC13XXX_ID_MC13892, },
751 { /* sentinel */ }
752};
753MODULE_DEVICE_TABLE(of, mc13xxx_dt_ids);
754
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200755static int mc13xxx_probe(struct spi_device *spi)
756{
Shawn Guo876989d2011-12-12 18:52:57 +0100757 const struct of_device_id *of_id;
758 struct spi_driver *sdrv = to_spi_driver(spi->dev.driver);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200759 struct mc13xxx *mc13xxx;
760 struct mc13xxx_platform_data *pdata = dev_get_platdata(&spi->dev);
761 enum mc13xxx_id id;
762 int ret;
763
Shawn Guo876989d2011-12-12 18:52:57 +0100764 of_id = of_match_device(mc13xxx_dt_ids, &spi->dev);
765 if (of_id)
766 sdrv->id_table = &mc13xxx_device_id[(enum mc13xxx_id) of_id->data];
Philippe Rétornaz30fc7ac2011-09-18 18:10:53 +0200767
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200768 mc13xxx = kzalloc(sizeof(*mc13xxx), GFP_KERNEL);
769 if (!mc13xxx)
770 return -ENOMEM;
771
772 dev_set_drvdata(&spi->dev, mc13xxx);
773 spi->mode = SPI_MODE_0 | SPI_CS_HIGH;
774 spi->bits_per_word = 32;
775 spi_setup(spi);
776
777 mc13xxx->spidev = spi;
778
779 mutex_init(&mc13xxx->lock);
780 mc13xxx_lock(mc13xxx);
781
782 ret = mc13xxx_identify(mc13xxx, &id);
783 if (ret || id == MC13XXX_ID_INVALID)
784 goto err_revision;
785
786 /* mask all irqs */
787 ret = mc13xxx_reg_write(mc13xxx, MC13XXX_IRQMASK0, 0x00ffffff);
788 if (ret)
789 goto err_mask;
790
791 ret = mc13xxx_reg_write(mc13xxx, MC13XXX_IRQMASK1, 0x00ffffff);
792 if (ret)
793 goto err_mask;
794
795 ret = request_threaded_irq(spi->irq, NULL, mc13xxx_irq_thread,
796 IRQF_ONESHOT | IRQF_TRIGGER_HIGH, "mc13xxx", mc13xxx);
797
798 if (ret) {
799err_mask:
800err_revision:
Uwe Kleine-Könige1b88eb2010-11-11 16:47:50 +0100801 mc13xxx_unlock(mc13xxx);
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200802 dev_set_drvdata(&spi->dev, NULL);
803 kfree(mc13xxx);
804 return ret;
805 }
806
807 mc13xxx_unlock(mc13xxx);
808
Shawn Guo876989d2011-12-12 18:52:57 +0100809 if (mc13xxx_probe_flags_dt(mc13xxx) < 0 && pdata)
810 mc13xxx->flags = pdata->flags;
811
812 if (mc13xxx->flags & MC13XXX_USE_ADC)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200813 mc13xxx_add_subdevice(mc13xxx, "%s-adc");
814
Shawn Guo876989d2011-12-12 18:52:57 +0100815 if (mc13xxx->flags & MC13XXX_USE_CODEC)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200816 mc13xxx_add_subdevice(mc13xxx, "%s-codec");
817
Shawn Guo876989d2011-12-12 18:52:57 +0100818 if (mc13xxx->flags & MC13XXX_USE_RTC)
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200819 mc13xxx_add_subdevice(mc13xxx, "%s-rtc");
820
Shawn Guo876989d2011-12-12 18:52:57 +0100821 if (mc13xxx->flags & MC13XXX_USE_TOUCHSCREEN)
Michael Thalmeier1039d762012-02-20 12:18:13 +0100822 mc13xxx_add_subdevice_pdata(mc13xxx, "%s-ts",
823 &pdata->touch, sizeof(pdata->touch));
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200824
Shawn Guo876989d2011-12-12 18:52:57 +0100825 if (pdata) {
826 mc13xxx_add_subdevice_pdata(mc13xxx, "%s-regulator",
827 &pdata->regulators, sizeof(pdata->regulators));
Samuel Ortizc8a03c92011-04-08 01:55:01 +0200828 mc13xxx_add_subdevice_pdata(mc13xxx, "%s-led",
829 pdata->leds, sizeof(*pdata->leds));
Philippe Rétornaz30fc7ac2011-09-18 18:10:53 +0200830 mc13xxx_add_subdevice_pdata(mc13xxx, "%s-pwrbutton",
831 pdata->buttons, sizeof(*pdata->buttons));
Shawn Guo876989d2011-12-12 18:52:57 +0100832 } else {
833 mc13xxx_add_subdevice(mc13xxx, "%s-regulator");
834 mc13xxx_add_subdevice(mc13xxx, "%s-led");
835 mc13xxx_add_subdevice(mc13xxx, "%s-pwrbutton");
836 }
Philippe Rétornaz30fc7ac2011-09-18 18:10:53 +0200837
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200838 return 0;
839}
840
841static int __devexit mc13xxx_remove(struct spi_device *spi)
842{
843 struct mc13xxx *mc13xxx = dev_get_drvdata(&spi->dev);
844
845 free_irq(mc13xxx->spidev->irq, mc13xxx);
846
847 mfd_remove_devices(&spi->dev);
848
Axel Lincef92fe2010-10-22 12:29:21 +0200849 kfree(mc13xxx);
850
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200851 return 0;
852}
853
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200854static struct spi_driver mc13xxx_driver = {
855 .id_table = mc13xxx_device_id,
856 .driver = {
857 .name = "mc13xxx",
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200858 .owner = THIS_MODULE,
Shawn Guo876989d2011-12-12 18:52:57 +0100859 .of_match_table = mc13xxx_dt_ids,
Uwe Kleine-König8e005932010-09-28 16:37:20 +0200860 },
861 .probe = mc13xxx_probe,
862 .remove = __devexit_p(mc13xxx_remove),
863};
864
865static int __init mc13xxx_init(void)
866{
867 return spi_register_driver(&mc13xxx_driver);
868}
869subsys_initcall(mc13xxx_init);
870
871static void __exit mc13xxx_exit(void)
872{
873 spi_unregister_driver(&mc13xxx_driver);
874}
875module_exit(mc13xxx_exit);
876
877MODULE_DESCRIPTION("Core driver for Freescale MC13XXX PMIC");
878MODULE_AUTHOR("Uwe Kleine-Koenig <u.kleine-koenig@pengutronix.de>");
879MODULE_LICENSE("GPL v2");