blob: 0b6a68673e0e3a977ef3e9d9ecb600125b5dbade [file] [log] [blame]
Borislav Petkov549d0422009-07-24 13:51:42 +02001#ifndef _EDAC_MCE_AMD_H
2#define _EDAC_MCE_AMD_H
3
Borislav Petkov9cdeb402010-09-02 18:33:24 +02004#include <linux/notifier.h>
5
Borislav Petkov549d0422009-07-24 13:51:42 +02006#include <asm/mce.h>
7
Borislav Petkov62452882010-09-22 16:08:37 +02008#define EC(x) ((x) & 0xffff)
9#define XEC(x, mask) (((x) >> 16) & mask)
Borislav Petkov5110dbd2009-06-25 19:51:04 +020010
Borislav Petkovb70ef012009-06-25 19:32:38 +020011#define LOW_SYNDROME(x) (((x) >> 15) & 0xff)
12#define HIGH_SYNDROME(x) (((x) >> 24) & 0xff)
13
14#define TLB_ERROR(x) (((x) & 0xFFF0) == 0x0010)
15#define MEM_ERROR(x) (((x) & 0xFF00) == 0x0100)
16#define BUS_ERROR(x) (((x) & 0xF800) == 0x0800)
Jacob Shin980eec82012-12-18 15:06:11 -060017#define INT_ERROR(x) (((x) & 0xF4FF) == 0x0400)
Borislav Petkovb70ef012009-06-25 19:32:38 +020018
19#define TT(x) (((x) >> 2) & 0x3)
20#define TT_MSG(x) tt_msgs[TT(x)]
21#define II(x) (((x) >> 2) & 0x3)
22#define II_MSG(x) ii_msgs[II(x)]
Borislav Petkov62452882010-09-22 16:08:37 +020023#define LL(x) ((x) & 0x3)
Borislav Petkovb70ef012009-06-25 19:32:38 +020024#define LL_MSG(x) ll_msgs[LL(x)]
Borislav Petkovb70ef012009-06-25 19:32:38 +020025#define TO(x) (((x) >> 8) & 0x1)
26#define TO_MSG(x) to_msgs[TO(x)]
27#define PP(x) (((x) >> 9) & 0x3)
28#define PP_MSG(x) pp_msgs[PP(x)]
Jacob Shin980eec82012-12-18 15:06:11 -060029#define UU(x) (((x) >> 8) & 0x3)
30#define UU_MSG(x) uu_msgs[UU(x)]
Borislav Petkovb70ef012009-06-25 19:32:38 +020031
Borislav Petkov62452882010-09-22 16:08:37 +020032#define R4(x) (((x) >> 4) & 0xf)
33#define R4_MSG(x) ((R4(x) < 9) ? rrrr_msgs[R4(x)] : "Wrong R4!")
Borislav Petkov63375832010-09-06 18:13:39 +020034
Borislav Petkov0f086692012-12-23 12:40:45 +010035extern const char * const pp_msgs[];
36
Borislav Petkov888ab8e2010-08-18 15:11:35 +020037enum tt_ids {
38 TT_INSTR = 0,
39 TT_DATA,
40 TT_GEN,
41 TT_RESV,
42};
43
44enum ll_ids {
45 LL_RESV = 0,
46 LL_L1,
47 LL_L2,
48 LL_LG,
49};
50
51enum ii_ids {
52 II_MEM = 0,
53 II_RESV,
54 II_IO,
55 II_GEN,
56};
57
58enum rrrr_ids {
59 R4_GEN = 0,
60 R4_RD,
61 R4_WR,
62 R4_DRD,
63 R4_DWR,
64 R4_IRD,
65 R4_PREF,
66 R4_EVICT,
67 R4_SNOOP,
68};
69
Borislav Petkov549d0422009-07-24 13:51:42 +020070/*
Borislav Petkov888ab8e2010-08-18 15:11:35 +020071 * per-family decoder ops
72 */
73struct amd_decoder_ops {
Borislav Petkovf05c41a2012-09-11 18:57:43 +020074 bool (*mc0_mce)(u16, u8);
75 bool (*mc1_mce)(u16, u8);
Jacob Shin4a73d3d2012-12-18 15:06:10 -060076 bool (*mc2_mce)(u16, u8);
Borislav Petkov888ab8e2010-08-18 15:11:35 +020077};
78
Borislav Petkov549d0422009-07-24 13:51:42 +020079void amd_report_gart_errors(bool);
Borislav Petkovb0b07a22011-08-24 18:44:22 +020080void amd_register_ecc_decoder(void (*f)(int, struct mce *));
81void amd_unregister_ecc_decoder(void (*f)(int, struct mce *));
Borislav Petkov549d0422009-07-24 13:51:42 +020082
83#endif /* _EDAC_MCE_AMD_H */