blob: cc32ab852fbcb3b83e90989330ee80e512faf61d [file] [log] [blame]
jilai wang9626b692015-04-10 16:15:59 -04001/* Copyright (c) 2010-2015, The Linux Foundation. All rights reserved.
Lina Iyer2ce76a62015-03-02 16:30:29 -07002 * Copyright (C) 2015 Linaro Ltd.
Stephen Boyd2a1eb582010-08-27 10:01:23 -07003 *
David Brown3162aa22011-02-14 16:15:26 -08004 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
Stephen Boyd2a1eb582010-08-27 10:01:23 -07007 *
David Brown3162aa22011-02-14 16:15:26 -08008 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
Stephen Boyd2a1eb582010-08-27 10:01:23 -070012 */
Kumar Gala4de43472015-02-04 16:30:46 -060013#ifndef __QCOM_SCM_H
14#define __QCOM_SCM_H
Stephen Boyd2a1eb582010-08-27 10:01:23 -070015
Lina Iyera353e4a2015-03-02 16:30:28 -070016extern int qcom_scm_set_cold_boot_addr(void *entry, const cpumask_t *cpus);
Lina Iyer2ce76a62015-03-02 16:30:29 -070017extern int qcom_scm_set_warm_boot_addr(void *entry, const cpumask_t *cpus);
Kumar Gala3d9b4482015-02-04 15:46:04 -060018
jilai wang9626b692015-04-10 16:15:59 -040019#define QCOM_SCM_HDCP_MAX_REQ_CNT 5
20
21struct qcom_scm_hdcp_req {
22 u32 addr;
23 u32 val;
24};
25
Rob Clark2d3c2772015-09-29 15:48:55 -040026extern bool qcom_scm_is_available(void);
27
jilai wang9626b692015-04-10 16:15:59 -040028extern bool qcom_scm_hdcp_available(void);
29extern int qcom_scm_hdcp_req(struct qcom_scm_hdcp_req *req, u32 req_cnt,
30 u32 *resp);
31
Bjorn Anderssonf01e90f2015-09-23 12:56:12 -070032extern bool qcom_scm_pas_supported(u32 peripheral);
33extern int qcom_scm_pas_init_image(u32 peripheral, const void *metadata,
34 size_t size);
35extern int qcom_scm_pas_mem_setup(u32 peripheral, phys_addr_t addr,
36 phys_addr_t size);
37extern int qcom_scm_pas_auth_and_reset(u32 peripheral);
38extern int qcom_scm_pas_shutdown(u32 peripheral);
39
Lina Iyer767b0232015-03-02 16:30:30 -070040#define QCOM_SCM_CPU_PWR_DOWN_L2_ON 0x0
41#define QCOM_SCM_CPU_PWR_DOWN_L2_OFF 0x1
42
43extern void qcom_scm_cpu_power_down(u32 flags);
44
Kumar Gala4de43472015-02-04 16:30:46 -060045#define QCOM_SCM_VERSION(major, minor) (((major) << 16) | ((minor) & 0xFF))
Stephen Boyd2a1eb582010-08-27 10:01:23 -070046
Kumar Gala4de43472015-02-04 16:30:46 -060047extern u32 qcom_scm_get_version(void);
Stephen Boyd2a1eb582010-08-27 10:01:23 -070048
49#endif