blob: 4beb5f6083f71e33dfd144cd6fa4ca2f0a4f024a [file] [log] [blame]
Linus Walleij2744e8a2011-05-02 20:50:54 +02001#
2# PINCTRL infrastructure and drivers
3#
4
Linus Walleij45f034e2011-11-05 21:28:46 +01005config PINCTRL
6 bool
Linus Walleij2744e8a2011-05-02 20:50:54 +02007 depends on EXPERIMENTAL
Linus Walleij2744e8a2011-05-02 20:50:54 +02008
9if PINCTRL
10
Linus Walleij45f034e2011-11-05 21:28:46 +010011menu "Pin controllers"
12 depends on PINCTRL
13
Linus Walleij2744e8a2011-05-02 20:50:54 +020014config PINMUX
Linus Walleijae6b4d82011-10-19 18:14:33 +020015 bool "Support pin multiplexing controllers"
16
17config PINCONF
18 bool "Support pin configuration controllers"
Linus Walleij2744e8a2011-05-02 20:50:54 +020019
20config DEBUG_PINCTRL
21 bool "Debug PINCTRL calls"
22 depends on DEBUG_KERNEL
23 help
24 Say Y here to add some extra checks and diagnostics to PINCTRL calls.
25
Linus Walleij3bece552011-12-18 23:44:26 +010026config PINCTRL_SIRF
27 bool "CSR SiRFprimaII pin controller driver"
Rongjun Ying393daa82011-10-09 03:11:13 -070028 depends on ARCH_PRIMA2
29 select PINMUX
Rongjun Ying393daa82011-10-09 03:11:13 -070030
Stephen Warren971dac72012-02-01 14:04:47 -070031config PINCTRL_TEGRA
32 bool
33
34config PINCTRL_TEGRA20
35 bool
36 select PINMUX
37 select PINCONF
38 select PINCTRL_TEGRA
39
40config PINCTRL_TEGRA30
41 bool
42 select PINMUX
43 select PINCONF
44 select PINCTRL_TEGRA
45
Linus Walleij3bece552011-12-18 23:44:26 +010046config PINCTRL_U300
47 bool "U300 pin controller driver"
Linus Walleij98da3522011-05-02 20:54:38 +020048 depends on ARCH_U300
49 select PINMUX
Linus Walleij45f034e2011-11-05 21:28:46 +010050
Linus Walleijca402d32011-11-16 09:22:59 +010051config PINCTRL_COH901
52 bool "ST-Ericsson U300 COH 901 335/571 GPIO"
Linus Walleijb4e3ac72011-11-16 10:24:39 +010053 depends on GPIOLIB && ARCH_U300 && PINMUX_U300
Linus Walleijca402d32011-11-16 09:22:59 +010054 help
55 Say yes here to support GPIO interface on ST-Ericsson U300.
56 The names of the two IP block variants supported are
57 COH 901 335 and COH 901 571/3. They contain 3, 5 or 7
58 ports of 8 GPIO pins each.
59
Linus Walleij45f034e2011-11-05 21:28:46 +010060endmenu
Linus Walleij98da3522011-05-02 20:54:38 +020061
Linus Walleij2744e8a2011-05-02 20:50:54 +020062endif