blob: 91a21c3923b2faf0ffbb7bebcc0ffab4330799c1 [file] [log] [blame]
Tony Lindgrenb63128e2009-12-11 16:16:32 -08001/*
2 * Helper module for board specific I2C bus registration
3 *
4 * Copyright (C) 2009 Nokia Corporation.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * version 2 as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 * General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
18 * 02110-1301 USA
19 *
20 */
21
Tony Lindgrene4c060d2012-10-05 13:25:59 -070022#include "soc.h"
Tony Lindgren2a296c82012-10-02 17:41:35 -070023#include "omap_hwmod.h"
Tony Lindgren25c7d492012-10-02 17:25:48 -070024#include "omap_device.h"
Vaibhav Bedia18000982012-12-19 06:53:10 +000025#include "omap-pm.h"
Tony Lindgrenb63128e2009-12-11 16:16:32 -080026
Paul Walmsleyb13159a2012-10-29 20:57:44 -060027#include "prm.h"
28#include "common.h"
Tony Lindgren3a8761c2012-10-08 09:11:22 -070029#include "i2c.h"
Tony Lindgrenb63128e2009-12-11 16:16:32 -080030
Avinash.H.M6d3c55f2011-07-10 05:27:16 -060031/* In register I2C_CON, Bit 15 is the I2C enable bit */
32#define I2C_EN BIT(15)
33#define OMAP2_I2C_CON_OFFSET 0x24
34#define OMAP4_I2C_CON_OFFSET 0xA4
35
Tony Lindgren3a8761c2012-10-08 09:11:22 -070036#define MAX_OMAP_I2C_HWMOD_NAME_LEN 16
37
Avinash.H.M6d3c55f2011-07-10 05:27:16 -060038/**
39 * omap_i2c_reset - reset the omap i2c module.
40 * @oh: struct omap_hwmod *
41 *
42 * The i2c moudle in omap2, omap3 had a special sequence to reset. The
43 * sequence is:
44 * - Disable the I2C.
45 * - Write to SOFTRESET bit.
46 * - Enable the I2C.
47 * - Poll on the RESETDONE bit.
48 * The sequence is implemented in below function. This is called for 2420,
49 * 2430 and omap3.
50 */
51int omap_i2c_reset(struct omap_hwmod *oh)
52{
53 u32 v;
54 u16 i2c_con;
55 int c = 0;
56
57 if (oh->class->rev == OMAP_I2C_IP_VERSION_2) {
58 i2c_con = OMAP4_I2C_CON_OFFSET;
59 } else if (oh->class->rev == OMAP_I2C_IP_VERSION_1) {
60 i2c_con = OMAP2_I2C_CON_OFFSET;
61 } else {
62 WARN(1, "Cannot reset I2C block %s: unsupported revision\n",
63 oh->name);
64 return -EINVAL;
65 }
66
67 /* Disable I2C */
68 v = omap_hwmod_read(oh, i2c_con);
69 v &= ~I2C_EN;
70 omap_hwmod_write(v, oh, i2c_con);
71
72 /* Write to the SOFTRESET bit */
73 omap_hwmod_softreset(oh);
74
75 /* Enable I2C */
76 v = omap_hwmod_read(oh, i2c_con);
77 v |= I2C_EN;
78 omap_hwmod_write(v, oh, i2c_con);
79
80 /* Poll on RESETDONE bit */
81 omap_test_timeout((omap_hwmod_read(oh,
82 oh->class->sysc->syss_offs)
83 & SYSS_RESETDONE_MASK),
84 MAX_MODULE_SOFTRESET_WAIT, c);
85
86 if (c == MAX_MODULE_SOFTRESET_WAIT)
Joe Perches3d0cb732014-09-13 11:31:16 -070087 pr_warn("%s: %s: softreset failed (waited %d usec)\n",
Avinash.H.M6d3c55f2011-07-10 05:27:16 -060088 __func__, oh->name, MAX_MODULE_SOFTRESET_WAIT);
89 else
90 pr_debug("%s: %s: softreset in %d usec\n", __func__,
91 oh->name, c);
92
93 return 0;
94}