Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1 | /* |
| 2 | * Copyright 2008 Advanced Micro Devices, Inc. |
| 3 | * Copyright 2008 Red Hat Inc. |
| 4 | * Copyright 2009 Jerome Glisse. |
| 5 | * |
| 6 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 7 | * copy of this software and associated documentation files (the "Software"), |
| 8 | * to deal in the Software without restriction, including without limitation |
| 9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 10 | * and/or sell copies of the Software, and to permit persons to whom the |
| 11 | * Software is furnished to do so, subject to the following conditions: |
| 12 | * |
| 13 | * The above copyright notice and this permission notice shall be included in |
| 14 | * all copies or substantial portions of the Software. |
| 15 | * |
| 16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 22 | * OTHER DEALINGS IN THE SOFTWARE. |
| 23 | * |
| 24 | * Authors: Dave Airlie |
| 25 | * Alex Deucher |
| 26 | * Jerome Glisse |
| 27 | */ |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 28 | #include <linux/kernel.h> |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 29 | #include "drmP.h" |
| 30 | #include "radeon.h" |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 31 | #include "r600d.h" |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 32 | #include "r600_reg_safe.h" |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 33 | |
| 34 | static int r600_cs_packet_next_reloc_mm(struct radeon_cs_parser *p, |
| 35 | struct radeon_cs_reloc **cs_reloc); |
| 36 | static int r600_cs_packet_next_reloc_nomm(struct radeon_cs_parser *p, |
| 37 | struct radeon_cs_reloc **cs_reloc); |
| 38 | typedef int (*next_reloc_t)(struct radeon_cs_parser*, struct radeon_cs_reloc**); |
| 39 | static next_reloc_t r600_cs_packet_next_reloc = &r600_cs_packet_next_reloc_mm; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 40 | extern void r600_cs_legacy_get_tiling_conf(struct drm_device *dev, u32 *npipes, u32 *nbanks, u32 *group_size); |
| 41 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 42 | |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 43 | struct r600_cs_track { |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 44 | /* configuration we miror so that we use same code btw kms/ums */ |
| 45 | u32 group_size; |
| 46 | u32 nbanks; |
| 47 | u32 npipes; |
| 48 | /* value we track */ |
Alex Deucher | 5f77df3 | 2010-03-26 14:52:32 -0400 | [diff] [blame] | 49 | u32 sq_config; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 50 | u32 nsamples; |
| 51 | u32 cb_color_base_last[8]; |
| 52 | struct radeon_bo *cb_color_bo[8]; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 53 | u64 cb_color_bo_mc[8]; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 54 | u32 cb_color_bo_offset[8]; |
| 55 | struct radeon_bo *cb_color_frag_bo[8]; |
| 56 | struct radeon_bo *cb_color_tile_bo[8]; |
| 57 | u32 cb_color_info[8]; |
| 58 | u32 cb_color_size_idx[8]; |
| 59 | u32 cb_target_mask; |
| 60 | u32 cb_shader_mask; |
| 61 | u32 cb_color_size[8]; |
| 62 | u32 vgt_strmout_en; |
| 63 | u32 vgt_strmout_buffer_en; |
| 64 | u32 db_depth_control; |
| 65 | u32 db_depth_info; |
| 66 | u32 db_depth_size_idx; |
| 67 | u32 db_depth_view; |
| 68 | u32 db_depth_size; |
| 69 | u32 db_offset; |
| 70 | struct radeon_bo *db_bo; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 71 | u64 db_bo_mc; |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 72 | }; |
| 73 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 74 | static inline int r600_bpe_from_format(u32 *bpe, u32 format) |
| 75 | { |
| 76 | switch (format) { |
| 77 | case V_038004_COLOR_8: |
| 78 | case V_038004_COLOR_4_4: |
| 79 | case V_038004_COLOR_3_3_2: |
| 80 | case V_038004_FMT_1: |
| 81 | *bpe = 1; |
| 82 | break; |
| 83 | case V_038004_COLOR_16: |
| 84 | case V_038004_COLOR_16_FLOAT: |
| 85 | case V_038004_COLOR_8_8: |
| 86 | case V_038004_COLOR_5_6_5: |
| 87 | case V_038004_COLOR_6_5_5: |
| 88 | case V_038004_COLOR_1_5_5_5: |
| 89 | case V_038004_COLOR_4_4_4_4: |
| 90 | case V_038004_COLOR_5_5_5_1: |
| 91 | *bpe = 2; |
| 92 | break; |
| 93 | case V_038004_FMT_8_8_8: |
| 94 | *bpe = 3; |
| 95 | break; |
| 96 | case V_038004_COLOR_32: |
| 97 | case V_038004_COLOR_32_FLOAT: |
| 98 | case V_038004_COLOR_16_16: |
| 99 | case V_038004_COLOR_16_16_FLOAT: |
| 100 | case V_038004_COLOR_8_24: |
| 101 | case V_038004_COLOR_8_24_FLOAT: |
| 102 | case V_038004_COLOR_24_8: |
| 103 | case V_038004_COLOR_24_8_FLOAT: |
| 104 | case V_038004_COLOR_10_11_11: |
| 105 | case V_038004_COLOR_10_11_11_FLOAT: |
| 106 | case V_038004_COLOR_11_11_10: |
| 107 | case V_038004_COLOR_11_11_10_FLOAT: |
| 108 | case V_038004_COLOR_2_10_10_10: |
| 109 | case V_038004_COLOR_8_8_8_8: |
| 110 | case V_038004_COLOR_10_10_10_2: |
| 111 | case V_038004_FMT_5_9_9_9_SHAREDEXP: |
| 112 | case V_038004_FMT_32_AS_8: |
| 113 | case V_038004_FMT_32_AS_8_8: |
| 114 | *bpe = 4; |
| 115 | break; |
| 116 | case V_038004_COLOR_X24_8_32_FLOAT: |
| 117 | case V_038004_COLOR_32_32: |
| 118 | case V_038004_COLOR_32_32_FLOAT: |
| 119 | case V_038004_COLOR_16_16_16_16: |
| 120 | case V_038004_COLOR_16_16_16_16_FLOAT: |
| 121 | *bpe = 8; |
| 122 | break; |
| 123 | case V_038004_FMT_16_16_16: |
| 124 | case V_038004_FMT_16_16_16_FLOAT: |
| 125 | *bpe = 6; |
| 126 | break; |
| 127 | case V_038004_FMT_32_32_32: |
| 128 | case V_038004_FMT_32_32_32_FLOAT: |
| 129 | *bpe = 12; |
| 130 | break; |
| 131 | case V_038004_COLOR_32_32_32_32: |
| 132 | case V_038004_COLOR_32_32_32_32_FLOAT: |
| 133 | *bpe = 16; |
| 134 | break; |
| 135 | case V_038004_FMT_GB_GR: |
| 136 | case V_038004_FMT_BG_RG: |
| 137 | case V_038004_COLOR_INVALID: |
Alex Deucher | 618145e | 2010-08-11 11:54:25 -0400 | [diff] [blame] | 138 | default: |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 139 | *bpe = 16; |
| 140 | return -EINVAL; |
| 141 | } |
| 142 | return 0; |
| 143 | } |
| 144 | |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 145 | struct array_mode_checker { |
| 146 | int array_mode; |
| 147 | u32 group_size; |
| 148 | u32 nbanks; |
| 149 | u32 npipes; |
| 150 | u32 nsamples; |
| 151 | u32 bpe; |
| 152 | }; |
| 153 | |
| 154 | /* returns alignment in pixels for pitch/height/depth and bytes for base */ |
| 155 | static inline int r600_get_array_mode_alignment(struct array_mode_checker *values, |
| 156 | u32 *pitch_align, |
| 157 | u32 *height_align, |
| 158 | u32 *depth_align, |
| 159 | u64 *base_align) |
| 160 | { |
| 161 | u32 tile_width = 8; |
| 162 | u32 tile_height = 8; |
| 163 | u32 macro_tile_width = values->nbanks; |
| 164 | u32 macro_tile_height = values->npipes; |
| 165 | u32 tile_bytes = tile_width * tile_height * values->bpe * values->nsamples; |
| 166 | u32 macro_tile_bytes = macro_tile_width * macro_tile_height * tile_bytes; |
| 167 | |
| 168 | switch (values->array_mode) { |
| 169 | case ARRAY_LINEAR_GENERAL: |
| 170 | /* technically tile_width/_height for pitch/height */ |
| 171 | *pitch_align = 1; /* tile_width */ |
| 172 | *height_align = 1; /* tile_height */ |
| 173 | *depth_align = 1; |
| 174 | *base_align = 1; |
| 175 | break; |
| 176 | case ARRAY_LINEAR_ALIGNED: |
| 177 | *pitch_align = max((u32)64, (u32)(values->group_size / values->bpe)); |
| 178 | *height_align = tile_height; |
| 179 | *depth_align = 1; |
| 180 | *base_align = values->group_size; |
| 181 | break; |
| 182 | case ARRAY_1D_TILED_THIN1: |
| 183 | *pitch_align = max((u32)tile_width, |
| 184 | (u32)(values->group_size / |
| 185 | (tile_height * values->bpe * values->nsamples))); |
| 186 | *height_align = tile_height; |
| 187 | *depth_align = 1; |
| 188 | *base_align = values->group_size; |
| 189 | break; |
| 190 | case ARRAY_2D_TILED_THIN1: |
| 191 | *pitch_align = max((u32)macro_tile_width, |
| 192 | (u32)(((values->group_size / tile_height) / |
| 193 | (values->bpe * values->nsamples)) * |
| 194 | values->nbanks)) * tile_width; |
| 195 | *height_align = macro_tile_height * tile_height; |
| 196 | *depth_align = 1; |
| 197 | *base_align = max(macro_tile_bytes, |
| 198 | (*pitch_align) * values->bpe * (*height_align) * values->nsamples); |
| 199 | break; |
| 200 | default: |
| 201 | return -EINVAL; |
| 202 | } |
| 203 | |
| 204 | return 0; |
| 205 | } |
| 206 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 207 | static void r600_cs_track_init(struct r600_cs_track *track) |
| 208 | { |
| 209 | int i; |
| 210 | |
Alex Deucher | 5f77df3 | 2010-03-26 14:52:32 -0400 | [diff] [blame] | 211 | /* assume DX9 mode */ |
| 212 | track->sq_config = DX9_CONSTS; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 213 | for (i = 0; i < 8; i++) { |
| 214 | track->cb_color_base_last[i] = 0; |
| 215 | track->cb_color_size[i] = 0; |
| 216 | track->cb_color_size_idx[i] = 0; |
| 217 | track->cb_color_info[i] = 0; |
| 218 | track->cb_color_bo[i] = NULL; |
| 219 | track->cb_color_bo_offset[i] = 0xFFFFFFFF; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 220 | track->cb_color_bo_mc[i] = 0xFFFFFFFF; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 221 | } |
| 222 | track->cb_target_mask = 0xFFFFFFFF; |
| 223 | track->cb_shader_mask = 0xFFFFFFFF; |
| 224 | track->db_bo = NULL; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 225 | track->db_bo_mc = 0xFFFFFFFF; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 226 | /* assume the biggest format and that htile is enabled */ |
| 227 | track->db_depth_info = 7 | (1 << 25); |
| 228 | track->db_depth_view = 0xFFFFC000; |
| 229 | track->db_depth_size = 0xFFFFFFFF; |
| 230 | track->db_depth_size_idx = 0; |
| 231 | track->db_depth_control = 0xFFFFFFFF; |
| 232 | } |
| 233 | |
| 234 | static inline int r600_cs_track_validate_cb(struct radeon_cs_parser *p, int i) |
| 235 | { |
| 236 | struct r600_cs_track *track = p->track; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 237 | u32 bpe = 0, slice_tile_max, size, tmp; |
| 238 | u32 height, height_align, pitch, pitch_align, depth_align; |
| 239 | u64 base_offset, base_align; |
| 240 | struct array_mode_checker array_check; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 241 | volatile u32 *ib = p->ib->ptr; |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 242 | unsigned array_mode; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 243 | |
| 244 | if (G_0280A0_TILE_MODE(track->cb_color_info[i])) { |
| 245 | dev_warn(p->dev, "FMASK or CMASK buffer are not supported by this kernel\n"); |
| 246 | return -EINVAL; |
| 247 | } |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 248 | size = radeon_bo_size(track->cb_color_bo[i]) - track->cb_color_bo_offset[i]; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 249 | if (r600_bpe_from_format(&bpe, G_0280A0_FORMAT(track->cb_color_info[i]))) { |
| 250 | dev_warn(p->dev, "%s:%d cb invalid format %d for %d (0x%08X)\n", |
| 251 | __func__, __LINE__, G_0280A0_FORMAT(track->cb_color_info[i]), |
| 252 | i, track->cb_color_info[i]); |
| 253 | return -EINVAL; |
| 254 | } |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 255 | /* pitch in pixels */ |
| 256 | pitch = (G_028060_PITCH_TILE_MAX(track->cb_color_size[i]) + 1) * 8; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 257 | slice_tile_max = G_028060_SLICE_TILE_MAX(track->cb_color_size[i]) + 1; |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 258 | slice_tile_max *= 64; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 259 | height = slice_tile_max / pitch; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 260 | if (height > 8192) |
| 261 | height = 8192; |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 262 | array_mode = G_0280A0_ARRAY_MODE(track->cb_color_info[i]); |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 263 | |
| 264 | base_offset = track->cb_color_bo_mc[i] + track->cb_color_bo_offset[i]; |
| 265 | array_check.array_mode = array_mode; |
| 266 | array_check.group_size = track->group_size; |
| 267 | array_check.nbanks = track->nbanks; |
| 268 | array_check.npipes = track->npipes; |
| 269 | array_check.nsamples = track->nsamples; |
| 270 | array_check.bpe = bpe; |
| 271 | if (r600_get_array_mode_alignment(&array_check, |
| 272 | &pitch_align, &height_align, &depth_align, &base_align)) { |
| 273 | dev_warn(p->dev, "%s invalid tiling %d for %d (0x%08X)\n", __func__, |
| 274 | G_0280A0_ARRAY_MODE(track->cb_color_info[i]), i, |
| 275 | track->cb_color_info[i]); |
| 276 | return -EINVAL; |
| 277 | } |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 278 | switch (array_mode) { |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 279 | case V_0280A0_ARRAY_LINEAR_GENERAL: |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 280 | break; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 281 | case V_0280A0_ARRAY_LINEAR_ALIGNED: |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 282 | break; |
| 283 | case V_0280A0_ARRAY_1D_TILED_THIN1: |
Alex Deucher | 8f895da | 2010-10-26 20:22:42 -0400 | [diff] [blame] | 284 | /* avoid breaking userspace */ |
| 285 | if (height > 7) |
| 286 | height &= ~0x7; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 287 | break; |
| 288 | case V_0280A0_ARRAY_2D_TILED_THIN1: |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 289 | break; |
| 290 | default: |
| 291 | dev_warn(p->dev, "%s invalid tiling %d for %d (0x%08X)\n", __func__, |
| 292 | G_0280A0_ARRAY_MODE(track->cb_color_info[i]), i, |
| 293 | track->cb_color_info[i]); |
| 294 | return -EINVAL; |
| 295 | } |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 296 | |
| 297 | if (!IS_ALIGNED(pitch, pitch_align)) { |
| 298 | dev_warn(p->dev, "%s:%d cb pitch (%d) invalid\n", |
| 299 | __func__, __LINE__, pitch); |
| 300 | return -EINVAL; |
| 301 | } |
| 302 | if (!IS_ALIGNED(height, height_align)) { |
| 303 | dev_warn(p->dev, "%s:%d cb height (%d) invalid\n", |
| 304 | __func__, __LINE__, height); |
| 305 | return -EINVAL; |
| 306 | } |
| 307 | if (!IS_ALIGNED(base_offset, base_align)) { |
| 308 | dev_warn(p->dev, "%s offset[%d] 0x%llx not aligned\n", __func__, i, base_offset); |
| 309 | return -EINVAL; |
| 310 | } |
| 311 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 312 | /* check offset */ |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 313 | tmp = height * pitch * bpe; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 314 | if ((tmp + track->cb_color_bo_offset[i]) > radeon_bo_size(track->cb_color_bo[i])) { |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 315 | if (array_mode == V_0280A0_ARRAY_LINEAR_GENERAL) { |
| 316 | /* the initial DDX does bad things with the CB size occasionally */ |
| 317 | /* it rounds up height too far for slice tile max but the BO is smaller */ |
Alex Deucher | a235e4c | 2010-11-24 22:26:55 -0500 | [diff] [blame] | 318 | tmp = (height - 7) * 8 * bpe; |
Dave Airlie | f30df2f | 2010-10-21 13:55:40 +1000 | [diff] [blame] | 319 | if ((tmp + track->cb_color_bo_offset[i]) > radeon_bo_size(track->cb_color_bo[i])) { |
| 320 | dev_warn(p->dev, "%s offset[%d] %d %d %lu too big\n", __func__, i, track->cb_color_bo_offset[i], tmp, radeon_bo_size(track->cb_color_bo[i])); |
| 321 | return -EINVAL; |
| 322 | } |
| 323 | } else { |
| 324 | dev_warn(p->dev, "%s offset[%d] %d %d %lu too big\n", __func__, i, track->cb_color_bo_offset[i], tmp, radeon_bo_size(track->cb_color_bo[i])); |
| 325 | return -EINVAL; |
| 326 | } |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 327 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 328 | /* limit max tile */ |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 329 | tmp = (height * pitch) >> 6; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 330 | if (tmp < slice_tile_max) |
| 331 | slice_tile_max = tmp; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 332 | tmp = S_028060_PITCH_TILE_MAX((pitch / 8) - 1) | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 333 | S_028060_SLICE_TILE_MAX(slice_tile_max - 1); |
| 334 | ib[track->cb_color_size_idx[i]] = tmp; |
| 335 | return 0; |
| 336 | } |
| 337 | |
| 338 | static int r600_cs_track_check(struct radeon_cs_parser *p) |
| 339 | { |
| 340 | struct r600_cs_track *track = p->track; |
| 341 | u32 tmp; |
| 342 | int r, i; |
| 343 | volatile u32 *ib = p->ib->ptr; |
| 344 | |
| 345 | /* on legacy kernel we don't perform advanced check */ |
| 346 | if (p->rdev == NULL) |
| 347 | return 0; |
| 348 | /* we don't support out buffer yet */ |
| 349 | if (track->vgt_strmout_en || track->vgt_strmout_buffer_en) { |
| 350 | dev_warn(p->dev, "this kernel doesn't support SMX output buffer\n"); |
| 351 | return -EINVAL; |
| 352 | } |
| 353 | /* check that we have a cb for each enabled target, we don't check |
| 354 | * shader_mask because it seems mesa isn't always setting it :( |
| 355 | */ |
| 356 | tmp = track->cb_target_mask; |
| 357 | for (i = 0; i < 8; i++) { |
| 358 | if ((tmp >> (i * 4)) & 0xF) { |
| 359 | /* at least one component is enabled */ |
| 360 | if (track->cb_color_bo[i] == NULL) { |
| 361 | dev_warn(p->dev, "%s:%d mask 0x%08X | 0x%08X no cb for %d\n", |
| 362 | __func__, __LINE__, track->cb_target_mask, track->cb_shader_mask, i); |
| 363 | return -EINVAL; |
| 364 | } |
| 365 | /* perform rewrite of CB_COLOR[0-7]_SIZE */ |
| 366 | r = r600_cs_track_validate_cb(p, i); |
| 367 | if (r) |
| 368 | return r; |
| 369 | } |
| 370 | } |
| 371 | /* Check depth buffer */ |
| 372 | if (G_028800_STENCIL_ENABLE(track->db_depth_control) || |
| 373 | G_028800_Z_ENABLE(track->db_depth_control)) { |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 374 | u32 nviews, bpe, ntiles, size, slice_tile_max; |
| 375 | u32 height, height_align, pitch, pitch_align, depth_align; |
| 376 | u64 base_offset, base_align; |
| 377 | struct array_mode_checker array_check; |
| 378 | int array_mode; |
| 379 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 380 | if (track->db_bo == NULL) { |
| 381 | dev_warn(p->dev, "z/stencil with no depth buffer\n"); |
| 382 | return -EINVAL; |
| 383 | } |
| 384 | if (G_028010_TILE_SURFACE_ENABLE(track->db_depth_info)) { |
| 385 | dev_warn(p->dev, "this kernel doesn't support z/stencil htile\n"); |
| 386 | return -EINVAL; |
| 387 | } |
| 388 | switch (G_028010_FORMAT(track->db_depth_info)) { |
| 389 | case V_028010_DEPTH_16: |
| 390 | bpe = 2; |
| 391 | break; |
| 392 | case V_028010_DEPTH_X8_24: |
| 393 | case V_028010_DEPTH_8_24: |
| 394 | case V_028010_DEPTH_X8_24_FLOAT: |
| 395 | case V_028010_DEPTH_8_24_FLOAT: |
| 396 | case V_028010_DEPTH_32_FLOAT: |
| 397 | bpe = 4; |
| 398 | break; |
| 399 | case V_028010_DEPTH_X24_8_32_FLOAT: |
| 400 | bpe = 8; |
| 401 | break; |
| 402 | default: |
| 403 | dev_warn(p->dev, "z/stencil with invalid format %d\n", G_028010_FORMAT(track->db_depth_info)); |
| 404 | return -EINVAL; |
| 405 | } |
| 406 | if ((track->db_depth_size & 0xFFFFFC00) == 0xFFFFFC00) { |
| 407 | if (!track->db_depth_size_idx) { |
| 408 | dev_warn(p->dev, "z/stencil buffer size not set\n"); |
| 409 | return -EINVAL; |
| 410 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 411 | tmp = radeon_bo_size(track->db_bo) - track->db_offset; |
| 412 | tmp = (tmp / bpe) >> 6; |
| 413 | if (!tmp) { |
| 414 | dev_warn(p->dev, "z/stencil buffer too small (0x%08X %d %d %ld)\n", |
| 415 | track->db_depth_size, bpe, track->db_offset, |
| 416 | radeon_bo_size(track->db_bo)); |
| 417 | return -EINVAL; |
| 418 | } |
| 419 | ib[track->db_depth_size_idx] = S_028000_SLICE_TILE_MAX(tmp - 1) | (track->db_depth_size & 0x3FF); |
| 420 | } else { |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 421 | size = radeon_bo_size(track->db_bo); |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 422 | /* pitch in pixels */ |
| 423 | pitch = (G_028000_PITCH_TILE_MAX(track->db_depth_size) + 1) * 8; |
Alex Deucher | 2c7d81a | 2010-10-27 01:44:35 -0400 | [diff] [blame] | 424 | slice_tile_max = G_028000_SLICE_TILE_MAX(track->db_depth_size) + 1; |
| 425 | slice_tile_max *= 64; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 426 | height = slice_tile_max / pitch; |
Alex Deucher | 2c7d81a | 2010-10-27 01:44:35 -0400 | [diff] [blame] | 427 | if (height > 8192) |
| 428 | height = 8192; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 429 | base_offset = track->db_bo_mc + track->db_offset; |
| 430 | array_mode = G_028010_ARRAY_MODE(track->db_depth_info); |
| 431 | array_check.array_mode = array_mode; |
| 432 | array_check.group_size = track->group_size; |
| 433 | array_check.nbanks = track->nbanks; |
| 434 | array_check.npipes = track->npipes; |
| 435 | array_check.nsamples = track->nsamples; |
| 436 | array_check.bpe = bpe; |
| 437 | if (r600_get_array_mode_alignment(&array_check, |
| 438 | &pitch_align, &height_align, &depth_align, &base_align)) { |
| 439 | dev_warn(p->dev, "%s invalid tiling %d (0x%08X)\n", __func__, |
| 440 | G_028010_ARRAY_MODE(track->db_depth_info), |
| 441 | track->db_depth_info); |
| 442 | return -EINVAL; |
| 443 | } |
| 444 | switch (array_mode) { |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 445 | case V_028010_ARRAY_1D_TILED_THIN1: |
Alex Deucher | 2c7d81a | 2010-10-27 01:44:35 -0400 | [diff] [blame] | 446 | /* don't break userspace */ |
| 447 | height &= ~0x7; |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 448 | break; |
| 449 | case V_028010_ARRAY_2D_TILED_THIN1: |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 450 | break; |
| 451 | default: |
| 452 | dev_warn(p->dev, "%s invalid tiling %d (0x%08X)\n", __func__, |
| 453 | G_028010_ARRAY_MODE(track->db_depth_info), |
| 454 | track->db_depth_info); |
| 455 | return -EINVAL; |
| 456 | } |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 457 | |
| 458 | if (!IS_ALIGNED(pitch, pitch_align)) { |
| 459 | dev_warn(p->dev, "%s:%d db pitch (%d) invalid\n", |
| 460 | __func__, __LINE__, pitch); |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 461 | return -EINVAL; |
| 462 | } |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 463 | if (!IS_ALIGNED(height, height_align)) { |
| 464 | dev_warn(p->dev, "%s:%d db height (%d) invalid\n", |
| 465 | __func__, __LINE__, height); |
| 466 | return -EINVAL; |
| 467 | } |
| 468 | if (!IS_ALIGNED(base_offset, base_align)) { |
| 469 | dev_warn(p->dev, "%s offset[%d] 0x%llx not aligned\n", __func__, i, base_offset); |
| 470 | return -EINVAL; |
| 471 | } |
| 472 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 473 | ntiles = G_028000_SLICE_TILE_MAX(track->db_depth_size) + 1; |
| 474 | nviews = G_028004_SLICE_MAX(track->db_depth_view) + 1; |
| 475 | tmp = ntiles * bpe * 64 * nviews; |
| 476 | if ((tmp + track->db_offset) > radeon_bo_size(track->db_bo)) { |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 477 | dev_warn(p->dev, "z/stencil buffer too small (0x%08X %d %d %d -> %u have %lu)\n", |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 478 | track->db_depth_size, ntiles, nviews, bpe, tmp + track->db_offset, |
| 479 | radeon_bo_size(track->db_bo)); |
| 480 | return -EINVAL; |
| 481 | } |
| 482 | } |
| 483 | } |
| 484 | return 0; |
| 485 | } |
| 486 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 487 | /** |
| 488 | * r600_cs_packet_parse() - parse cp packet and point ib index to next packet |
| 489 | * @parser: parser structure holding parsing context. |
| 490 | * @pkt: where to store packet informations |
| 491 | * |
| 492 | * Assume that chunk_ib_index is properly set. Will return -EINVAL |
| 493 | * if packet is bigger than remaining ib size. or if packets is unknown. |
| 494 | **/ |
| 495 | int r600_cs_packet_parse(struct radeon_cs_parser *p, |
| 496 | struct radeon_cs_packet *pkt, |
| 497 | unsigned idx) |
| 498 | { |
| 499 | struct radeon_cs_chunk *ib_chunk = &p->chunks[p->chunk_ib_idx]; |
| 500 | uint32_t header; |
| 501 | |
| 502 | if (idx >= ib_chunk->length_dw) { |
| 503 | DRM_ERROR("Can not parse packet at %d after CS end %d !\n", |
| 504 | idx, ib_chunk->length_dw); |
| 505 | return -EINVAL; |
| 506 | } |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 507 | header = radeon_get_ib_value(p, idx); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 508 | pkt->idx = idx; |
| 509 | pkt->type = CP_PACKET_GET_TYPE(header); |
| 510 | pkt->count = CP_PACKET_GET_COUNT(header); |
| 511 | pkt->one_reg_wr = 0; |
| 512 | switch (pkt->type) { |
| 513 | case PACKET_TYPE0: |
| 514 | pkt->reg = CP_PACKET0_GET_REG(header); |
| 515 | break; |
| 516 | case PACKET_TYPE3: |
| 517 | pkt->opcode = CP_PACKET3_GET_OPCODE(header); |
| 518 | break; |
| 519 | case PACKET_TYPE2: |
| 520 | pkt->count = -1; |
| 521 | break; |
| 522 | default: |
| 523 | DRM_ERROR("Unknown packet type %d at %d !\n", pkt->type, idx); |
| 524 | return -EINVAL; |
| 525 | } |
| 526 | if ((pkt->count + 1 + pkt->idx) >= ib_chunk->length_dw) { |
| 527 | DRM_ERROR("Packet (%d:%d:%d) end after CS buffer (%d) !\n", |
| 528 | pkt->idx, pkt->type, pkt->count, ib_chunk->length_dw); |
| 529 | return -EINVAL; |
| 530 | } |
| 531 | return 0; |
| 532 | } |
| 533 | |
| 534 | /** |
| 535 | * r600_cs_packet_next_reloc_mm() - parse next packet which should be reloc packet3 |
| 536 | * @parser: parser structure holding parsing context. |
| 537 | * @data: pointer to relocation data |
| 538 | * @offset_start: starting offset |
| 539 | * @offset_mask: offset mask (to align start offset on) |
| 540 | * @reloc: reloc informations |
| 541 | * |
| 542 | * Check next packet is relocation packet3, do bo validation and compute |
| 543 | * GPU offset using the provided start. |
| 544 | **/ |
| 545 | static int r600_cs_packet_next_reloc_mm(struct radeon_cs_parser *p, |
| 546 | struct radeon_cs_reloc **cs_reloc) |
| 547 | { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 548 | struct radeon_cs_chunk *relocs_chunk; |
| 549 | struct radeon_cs_packet p3reloc; |
| 550 | unsigned idx; |
| 551 | int r; |
| 552 | |
| 553 | if (p->chunk_relocs_idx == -1) { |
| 554 | DRM_ERROR("No relocation chunk !\n"); |
| 555 | return -EINVAL; |
| 556 | } |
| 557 | *cs_reloc = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 558 | relocs_chunk = &p->chunks[p->chunk_relocs_idx]; |
| 559 | r = r600_cs_packet_parse(p, &p3reloc, p->idx); |
| 560 | if (r) { |
| 561 | return r; |
| 562 | } |
| 563 | p->idx += p3reloc.count + 2; |
| 564 | if (p3reloc.type != PACKET_TYPE3 || p3reloc.opcode != PACKET3_NOP) { |
| 565 | DRM_ERROR("No packet3 for relocation for packet at %d.\n", |
| 566 | p3reloc.idx); |
| 567 | return -EINVAL; |
| 568 | } |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 569 | idx = radeon_get_ib_value(p, p3reloc.idx + 1); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 570 | if (idx >= relocs_chunk->length_dw) { |
| 571 | DRM_ERROR("Relocs at %d after relocations chunk end %d !\n", |
| 572 | idx, relocs_chunk->length_dw); |
| 573 | return -EINVAL; |
| 574 | } |
| 575 | /* FIXME: we assume reloc size is 4 dwords */ |
| 576 | *cs_reloc = p->relocs_ptr[(idx / 4)]; |
| 577 | return 0; |
| 578 | } |
| 579 | |
| 580 | /** |
| 581 | * r600_cs_packet_next_reloc_nomm() - parse next packet which should be reloc packet3 |
| 582 | * @parser: parser structure holding parsing context. |
| 583 | * @data: pointer to relocation data |
| 584 | * @offset_start: starting offset |
| 585 | * @offset_mask: offset mask (to align start offset on) |
| 586 | * @reloc: reloc informations |
| 587 | * |
| 588 | * Check next packet is relocation packet3, do bo validation and compute |
| 589 | * GPU offset using the provided start. |
| 590 | **/ |
| 591 | static int r600_cs_packet_next_reloc_nomm(struct radeon_cs_parser *p, |
| 592 | struct radeon_cs_reloc **cs_reloc) |
| 593 | { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 594 | struct radeon_cs_chunk *relocs_chunk; |
| 595 | struct radeon_cs_packet p3reloc; |
| 596 | unsigned idx; |
| 597 | int r; |
| 598 | |
| 599 | if (p->chunk_relocs_idx == -1) { |
| 600 | DRM_ERROR("No relocation chunk !\n"); |
| 601 | return -EINVAL; |
| 602 | } |
| 603 | *cs_reloc = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 604 | relocs_chunk = &p->chunks[p->chunk_relocs_idx]; |
| 605 | r = r600_cs_packet_parse(p, &p3reloc, p->idx); |
| 606 | if (r) { |
| 607 | return r; |
| 608 | } |
| 609 | p->idx += p3reloc.count + 2; |
| 610 | if (p3reloc.type != PACKET_TYPE3 || p3reloc.opcode != PACKET3_NOP) { |
| 611 | DRM_ERROR("No packet3 for relocation for packet at %d.\n", |
| 612 | p3reloc.idx); |
| 613 | return -EINVAL; |
| 614 | } |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 615 | idx = radeon_get_ib_value(p, p3reloc.idx + 1); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 616 | if (idx >= relocs_chunk->length_dw) { |
| 617 | DRM_ERROR("Relocs at %d after relocations chunk end %d !\n", |
| 618 | idx, relocs_chunk->length_dw); |
| 619 | return -EINVAL; |
| 620 | } |
Julia Lawall | e265f39e | 2009-12-19 08:16:33 +0100 | [diff] [blame] | 621 | *cs_reloc = p->relocs; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 622 | (*cs_reloc)->lobj.gpu_offset = (u64)relocs_chunk->kdata[idx + 3] << 32; |
| 623 | (*cs_reloc)->lobj.gpu_offset |= relocs_chunk->kdata[idx + 0]; |
| 624 | return 0; |
| 625 | } |
| 626 | |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 627 | /** |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 628 | * r600_cs_packet_next_is_pkt3_nop() - test if next packet is packet3 nop for reloc |
| 629 | * @parser: parser structure holding parsing context. |
| 630 | * |
| 631 | * Check next packet is relocation packet3, do bo validation and compute |
| 632 | * GPU offset using the provided start. |
| 633 | **/ |
| 634 | static inline int r600_cs_packet_next_is_pkt3_nop(struct radeon_cs_parser *p) |
| 635 | { |
| 636 | struct radeon_cs_packet p3reloc; |
| 637 | int r; |
| 638 | |
| 639 | r = r600_cs_packet_parse(p, &p3reloc, p->idx); |
| 640 | if (r) { |
| 641 | return 0; |
| 642 | } |
| 643 | if (p3reloc.type != PACKET_TYPE3 || p3reloc.opcode != PACKET3_NOP) { |
| 644 | return 0; |
| 645 | } |
| 646 | return 1; |
| 647 | } |
| 648 | |
| 649 | /** |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 650 | * r600_cs_packet_next_vline() - parse userspace VLINE packet |
| 651 | * @parser: parser structure holding parsing context. |
| 652 | * |
| 653 | * Userspace sends a special sequence for VLINE waits. |
| 654 | * PACKET0 - VLINE_START_END + value |
| 655 | * PACKET3 - WAIT_REG_MEM poll vline status reg |
| 656 | * RELOC (P3) - crtc_id in reloc. |
| 657 | * |
| 658 | * This function parses this and relocates the VLINE START END |
| 659 | * and WAIT_REG_MEM packets to the correct crtc. |
| 660 | * It also detects a switched off crtc and nulls out the |
| 661 | * wait in that case. |
| 662 | */ |
| 663 | static int r600_cs_packet_parse_vline(struct radeon_cs_parser *p) |
| 664 | { |
| 665 | struct drm_mode_object *obj; |
| 666 | struct drm_crtc *crtc; |
| 667 | struct radeon_crtc *radeon_crtc; |
| 668 | struct radeon_cs_packet p3reloc, wait_reg_mem; |
| 669 | int crtc_id; |
| 670 | int r; |
| 671 | uint32_t header, h_idx, reg, wait_reg_mem_info; |
| 672 | volatile uint32_t *ib; |
| 673 | |
| 674 | ib = p->ib->ptr; |
| 675 | |
| 676 | /* parse the WAIT_REG_MEM */ |
| 677 | r = r600_cs_packet_parse(p, &wait_reg_mem, p->idx); |
| 678 | if (r) |
| 679 | return r; |
| 680 | |
| 681 | /* check its a WAIT_REG_MEM */ |
| 682 | if (wait_reg_mem.type != PACKET_TYPE3 || |
| 683 | wait_reg_mem.opcode != PACKET3_WAIT_REG_MEM) { |
| 684 | DRM_ERROR("vline wait missing WAIT_REG_MEM segment\n"); |
| 685 | r = -EINVAL; |
| 686 | return r; |
| 687 | } |
| 688 | |
| 689 | wait_reg_mem_info = radeon_get_ib_value(p, wait_reg_mem.idx + 1); |
| 690 | /* bit 4 is reg (0) or mem (1) */ |
| 691 | if (wait_reg_mem_info & 0x10) { |
| 692 | DRM_ERROR("vline WAIT_REG_MEM waiting on MEM rather than REG\n"); |
| 693 | r = -EINVAL; |
| 694 | return r; |
| 695 | } |
| 696 | /* waiting for value to be equal */ |
| 697 | if ((wait_reg_mem_info & 0x7) != 0x3) { |
| 698 | DRM_ERROR("vline WAIT_REG_MEM function not equal\n"); |
| 699 | r = -EINVAL; |
| 700 | return r; |
| 701 | } |
| 702 | if ((radeon_get_ib_value(p, wait_reg_mem.idx + 2) << 2) != AVIVO_D1MODE_VLINE_STATUS) { |
| 703 | DRM_ERROR("vline WAIT_REG_MEM bad reg\n"); |
| 704 | r = -EINVAL; |
| 705 | return r; |
| 706 | } |
| 707 | |
| 708 | if (radeon_get_ib_value(p, wait_reg_mem.idx + 5) != AVIVO_D1MODE_VLINE_STAT) { |
| 709 | DRM_ERROR("vline WAIT_REG_MEM bad bit mask\n"); |
| 710 | r = -EINVAL; |
| 711 | return r; |
| 712 | } |
| 713 | |
| 714 | /* jump over the NOP */ |
| 715 | r = r600_cs_packet_parse(p, &p3reloc, p->idx + wait_reg_mem.count + 2); |
| 716 | if (r) |
| 717 | return r; |
| 718 | |
| 719 | h_idx = p->idx - 2; |
| 720 | p->idx += wait_reg_mem.count + 2; |
| 721 | p->idx += p3reloc.count + 2; |
| 722 | |
| 723 | header = radeon_get_ib_value(p, h_idx); |
| 724 | crtc_id = radeon_get_ib_value(p, h_idx + 2 + 7 + 1); |
Dave Airlie | d4ac6a0 | 2009-10-08 11:32:49 +1000 | [diff] [blame] | 725 | reg = CP_PACKET0_GET_REG(header); |
Dave Airlie | 29508eb | 2010-07-22 09:57:13 +1000 | [diff] [blame] | 726 | |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 727 | obj = drm_mode_object_find(p->rdev->ddev, crtc_id, DRM_MODE_OBJECT_CRTC); |
| 728 | if (!obj) { |
| 729 | DRM_ERROR("cannot find crtc %d\n", crtc_id); |
| 730 | r = -EINVAL; |
| 731 | goto out; |
| 732 | } |
| 733 | crtc = obj_to_crtc(obj); |
| 734 | radeon_crtc = to_radeon_crtc(crtc); |
| 735 | crtc_id = radeon_crtc->crtc_id; |
| 736 | |
| 737 | if (!crtc->enabled) { |
| 738 | /* if the CRTC isn't enabled - we need to nop out the WAIT_REG_MEM */ |
| 739 | ib[h_idx + 2] = PACKET2(0); |
| 740 | ib[h_idx + 3] = PACKET2(0); |
| 741 | ib[h_idx + 4] = PACKET2(0); |
| 742 | ib[h_idx + 5] = PACKET2(0); |
| 743 | ib[h_idx + 6] = PACKET2(0); |
| 744 | ib[h_idx + 7] = PACKET2(0); |
| 745 | ib[h_idx + 8] = PACKET2(0); |
| 746 | } else if (crtc_id == 1) { |
| 747 | switch (reg) { |
| 748 | case AVIVO_D1MODE_VLINE_START_END: |
| 749 | header &= ~R600_CP_PACKET0_REG_MASK; |
| 750 | header |= AVIVO_D2MODE_VLINE_START_END >> 2; |
| 751 | break; |
| 752 | default: |
| 753 | DRM_ERROR("unknown crtc reloc\n"); |
| 754 | r = -EINVAL; |
| 755 | goto out; |
| 756 | } |
| 757 | ib[h_idx] = header; |
| 758 | ib[h_idx + 4] = AVIVO_D2MODE_VLINE_STATUS >> 2; |
| 759 | } |
| 760 | out: |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 761 | return r; |
| 762 | } |
| 763 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 764 | static int r600_packet0_check(struct radeon_cs_parser *p, |
| 765 | struct radeon_cs_packet *pkt, |
| 766 | unsigned idx, unsigned reg) |
| 767 | { |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 768 | int r; |
| 769 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 770 | switch (reg) { |
| 771 | case AVIVO_D1MODE_VLINE_START_END: |
Alex Deucher | 2f67c6e | 2009-09-25 16:35:11 -0400 | [diff] [blame] | 772 | r = r600_cs_packet_parse_vline(p); |
| 773 | if (r) { |
| 774 | DRM_ERROR("No reloc for ib[%d]=0x%04X\n", |
| 775 | idx, reg); |
| 776 | return r; |
| 777 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 778 | break; |
| 779 | default: |
| 780 | printk(KERN_ERR "Forbidden register 0x%04X in cs at %d\n", |
| 781 | reg, idx); |
| 782 | return -EINVAL; |
| 783 | } |
| 784 | return 0; |
| 785 | } |
| 786 | |
| 787 | static int r600_cs_parse_packet0(struct radeon_cs_parser *p, |
| 788 | struct radeon_cs_packet *pkt) |
| 789 | { |
| 790 | unsigned reg, i; |
| 791 | unsigned idx; |
| 792 | int r; |
| 793 | |
| 794 | idx = pkt->idx + 1; |
| 795 | reg = pkt->reg; |
| 796 | for (i = 0; i <= pkt->count; i++, idx++, reg += 4) { |
| 797 | r = r600_packet0_check(p, pkt, idx, reg); |
| 798 | if (r) { |
| 799 | return r; |
| 800 | } |
| 801 | } |
| 802 | return 0; |
| 803 | } |
| 804 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 805 | /** |
| 806 | * r600_cs_check_reg() - check if register is authorized or not |
| 807 | * @parser: parser structure holding parsing context |
| 808 | * @reg: register we are testing |
| 809 | * @idx: index into the cs buffer |
| 810 | * |
| 811 | * This function will test against r600_reg_safe_bm and return 0 |
| 812 | * if register is safe. If register is not flag as safe this function |
| 813 | * will test it against a list of register needind special handling. |
| 814 | */ |
| 815 | static inline int r600_cs_check_reg(struct radeon_cs_parser *p, u32 reg, u32 idx) |
| 816 | { |
| 817 | struct r600_cs_track *track = (struct r600_cs_track *)p->track; |
| 818 | struct radeon_cs_reloc *reloc; |
| 819 | u32 last_reg = ARRAY_SIZE(r600_reg_safe_bm); |
| 820 | u32 m, i, tmp, *ib; |
| 821 | int r; |
| 822 | |
| 823 | i = (reg >> 7); |
| 824 | if (i > last_reg) { |
| 825 | dev_warn(p->dev, "forbidden register 0x%08x at %d\n", reg, idx); |
| 826 | return -EINVAL; |
| 827 | } |
| 828 | m = 1 << ((reg >> 2) & 31); |
| 829 | if (!(r600_reg_safe_bm[i] & m)) |
| 830 | return 0; |
| 831 | ib = p->ib->ptr; |
| 832 | switch (reg) { |
| 833 | /* force following reg to 0 in an attemp to disable out buffer |
| 834 | * which will need us to better understand how it works to perform |
| 835 | * security check on it (Jerome) |
| 836 | */ |
| 837 | case R_0288A8_SQ_ESGS_RING_ITEMSIZE: |
| 838 | case R_008C44_SQ_ESGS_RING_SIZE: |
| 839 | case R_0288B0_SQ_ESTMP_RING_ITEMSIZE: |
| 840 | case R_008C54_SQ_ESTMP_RING_SIZE: |
| 841 | case R_0288C0_SQ_FBUF_RING_ITEMSIZE: |
| 842 | case R_008C74_SQ_FBUF_RING_SIZE: |
| 843 | case R_0288B4_SQ_GSTMP_RING_ITEMSIZE: |
| 844 | case R_008C5C_SQ_GSTMP_RING_SIZE: |
| 845 | case R_0288AC_SQ_GSVS_RING_ITEMSIZE: |
| 846 | case R_008C4C_SQ_GSVS_RING_SIZE: |
| 847 | case R_0288BC_SQ_PSTMP_RING_ITEMSIZE: |
| 848 | case R_008C6C_SQ_PSTMP_RING_SIZE: |
| 849 | case R_0288C4_SQ_REDUC_RING_ITEMSIZE: |
| 850 | case R_008C7C_SQ_REDUC_RING_SIZE: |
| 851 | case R_0288B8_SQ_VSTMP_RING_ITEMSIZE: |
| 852 | case R_008C64_SQ_VSTMP_RING_SIZE: |
| 853 | case R_0288C8_SQ_GS_VERT_ITEMSIZE: |
| 854 | /* get value to populate the IB don't remove */ |
| 855 | tmp =radeon_get_ib_value(p, idx); |
| 856 | ib[idx] = 0; |
| 857 | break; |
Alex Deucher | 5f77df3 | 2010-03-26 14:52:32 -0400 | [diff] [blame] | 858 | case SQ_CONFIG: |
| 859 | track->sq_config = radeon_get_ib_value(p, idx); |
| 860 | break; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 861 | case R_028800_DB_DEPTH_CONTROL: |
| 862 | track->db_depth_control = radeon_get_ib_value(p, idx); |
| 863 | break; |
| 864 | case R_028010_DB_DEPTH_INFO: |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 865 | if (r600_cs_packet_next_is_pkt3_nop(p)) { |
| 866 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 867 | if (r) { |
| 868 | dev_warn(p->dev, "bad SET_CONTEXT_REG " |
| 869 | "0x%04X\n", reg); |
| 870 | return -EINVAL; |
| 871 | } |
| 872 | track->db_depth_info = radeon_get_ib_value(p, idx); |
| 873 | ib[idx] &= C_028010_ARRAY_MODE; |
| 874 | track->db_depth_info &= C_028010_ARRAY_MODE; |
| 875 | if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO) { |
| 876 | ib[idx] |= S_028010_ARRAY_MODE(V_028010_ARRAY_2D_TILED_THIN1); |
| 877 | track->db_depth_info |= S_028010_ARRAY_MODE(V_028010_ARRAY_2D_TILED_THIN1); |
| 878 | } else { |
| 879 | ib[idx] |= S_028010_ARRAY_MODE(V_028010_ARRAY_1D_TILED_THIN1); |
| 880 | track->db_depth_info |= S_028010_ARRAY_MODE(V_028010_ARRAY_1D_TILED_THIN1); |
| 881 | } |
| 882 | } else |
| 883 | track->db_depth_info = radeon_get_ib_value(p, idx); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 884 | break; |
| 885 | case R_028004_DB_DEPTH_VIEW: |
| 886 | track->db_depth_view = radeon_get_ib_value(p, idx); |
| 887 | break; |
| 888 | case R_028000_DB_DEPTH_SIZE: |
| 889 | track->db_depth_size = radeon_get_ib_value(p, idx); |
| 890 | track->db_depth_size_idx = idx; |
| 891 | break; |
| 892 | case R_028AB0_VGT_STRMOUT_EN: |
| 893 | track->vgt_strmout_en = radeon_get_ib_value(p, idx); |
| 894 | break; |
| 895 | case R_028B20_VGT_STRMOUT_BUFFER_EN: |
| 896 | track->vgt_strmout_buffer_en = radeon_get_ib_value(p, idx); |
| 897 | break; |
| 898 | case R_028238_CB_TARGET_MASK: |
| 899 | track->cb_target_mask = radeon_get_ib_value(p, idx); |
| 900 | break; |
| 901 | case R_02823C_CB_SHADER_MASK: |
| 902 | track->cb_shader_mask = radeon_get_ib_value(p, idx); |
| 903 | break; |
| 904 | case R_028C04_PA_SC_AA_CONFIG: |
| 905 | tmp = G_028C04_MSAA_NUM_SAMPLES(radeon_get_ib_value(p, idx)); |
| 906 | track->nsamples = 1 << tmp; |
| 907 | break; |
| 908 | case R_0280A0_CB_COLOR0_INFO: |
| 909 | case R_0280A4_CB_COLOR1_INFO: |
| 910 | case R_0280A8_CB_COLOR2_INFO: |
| 911 | case R_0280AC_CB_COLOR3_INFO: |
| 912 | case R_0280B0_CB_COLOR4_INFO: |
| 913 | case R_0280B4_CB_COLOR5_INFO: |
| 914 | case R_0280B8_CB_COLOR6_INFO: |
| 915 | case R_0280BC_CB_COLOR7_INFO: |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 916 | if (r600_cs_packet_next_is_pkt3_nop(p)) { |
| 917 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 918 | if (r) { |
| 919 | dev_err(p->dev, "bad SET_CONTEXT_REG 0x%04X\n", reg); |
| 920 | return -EINVAL; |
| 921 | } |
| 922 | tmp = (reg - R_0280A0_CB_COLOR0_INFO) / 4; |
| 923 | track->cb_color_info[tmp] = radeon_get_ib_value(p, idx); |
| 924 | if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO) { |
| 925 | ib[idx] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_2D_TILED_THIN1); |
| 926 | track->cb_color_info[tmp] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_2D_TILED_THIN1); |
| 927 | } else if (reloc->lobj.tiling_flags & RADEON_TILING_MICRO) { |
| 928 | ib[idx] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_1D_TILED_THIN1); |
| 929 | track->cb_color_info[tmp] |= S_0280A0_ARRAY_MODE(V_0280A0_ARRAY_1D_TILED_THIN1); |
| 930 | } |
| 931 | } else { |
| 932 | tmp = (reg - R_0280A0_CB_COLOR0_INFO) / 4; |
| 933 | track->cb_color_info[tmp] = radeon_get_ib_value(p, idx); |
| 934 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 935 | break; |
| 936 | case R_028060_CB_COLOR0_SIZE: |
| 937 | case R_028064_CB_COLOR1_SIZE: |
| 938 | case R_028068_CB_COLOR2_SIZE: |
| 939 | case R_02806C_CB_COLOR3_SIZE: |
| 940 | case R_028070_CB_COLOR4_SIZE: |
| 941 | case R_028074_CB_COLOR5_SIZE: |
| 942 | case R_028078_CB_COLOR6_SIZE: |
| 943 | case R_02807C_CB_COLOR7_SIZE: |
| 944 | tmp = (reg - R_028060_CB_COLOR0_SIZE) / 4; |
| 945 | track->cb_color_size[tmp] = radeon_get_ib_value(p, idx); |
| 946 | track->cb_color_size_idx[tmp] = idx; |
| 947 | break; |
| 948 | /* This register were added late, there is userspace |
| 949 | * which does provide relocation for those but set |
| 950 | * 0 offset. In order to avoid breaking old userspace |
| 951 | * we detect this and set address to point to last |
| 952 | * CB_COLOR0_BASE, note that if userspace doesn't set |
| 953 | * CB_COLOR0_BASE before this register we will report |
| 954 | * error. Old userspace always set CB_COLOR0_BASE |
| 955 | * before any of this. |
| 956 | */ |
| 957 | case R_0280E0_CB_COLOR0_FRAG: |
| 958 | case R_0280E4_CB_COLOR1_FRAG: |
| 959 | case R_0280E8_CB_COLOR2_FRAG: |
| 960 | case R_0280EC_CB_COLOR3_FRAG: |
| 961 | case R_0280F0_CB_COLOR4_FRAG: |
| 962 | case R_0280F4_CB_COLOR5_FRAG: |
| 963 | case R_0280F8_CB_COLOR6_FRAG: |
| 964 | case R_0280FC_CB_COLOR7_FRAG: |
| 965 | tmp = (reg - R_0280E0_CB_COLOR0_FRAG) / 4; |
| 966 | if (!r600_cs_packet_next_is_pkt3_nop(p)) { |
| 967 | if (!track->cb_color_base_last[tmp]) { |
| 968 | dev_err(p->dev, "Broken old userspace ? no cb_color0_base supplied before trying to write 0x%08X\n", reg); |
| 969 | return -EINVAL; |
| 970 | } |
| 971 | ib[idx] = track->cb_color_base_last[tmp]; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 972 | track->cb_color_frag_bo[tmp] = track->cb_color_bo[tmp]; |
| 973 | } else { |
| 974 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 975 | if (r) { |
| 976 | dev_err(p->dev, "bad SET_CONTEXT_REG 0x%04X\n", reg); |
| 977 | return -EINVAL; |
| 978 | } |
| 979 | ib[idx] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
| 980 | track->cb_color_frag_bo[tmp] = reloc->robj; |
| 981 | } |
| 982 | break; |
| 983 | case R_0280C0_CB_COLOR0_TILE: |
| 984 | case R_0280C4_CB_COLOR1_TILE: |
| 985 | case R_0280C8_CB_COLOR2_TILE: |
| 986 | case R_0280CC_CB_COLOR3_TILE: |
| 987 | case R_0280D0_CB_COLOR4_TILE: |
| 988 | case R_0280D4_CB_COLOR5_TILE: |
| 989 | case R_0280D8_CB_COLOR6_TILE: |
| 990 | case R_0280DC_CB_COLOR7_TILE: |
| 991 | tmp = (reg - R_0280C0_CB_COLOR0_TILE) / 4; |
| 992 | if (!r600_cs_packet_next_is_pkt3_nop(p)) { |
| 993 | if (!track->cb_color_base_last[tmp]) { |
| 994 | dev_err(p->dev, "Broken old userspace ? no cb_color0_base supplied before trying to write 0x%08X\n", reg); |
| 995 | return -EINVAL; |
| 996 | } |
| 997 | ib[idx] = track->cb_color_base_last[tmp]; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 998 | track->cb_color_tile_bo[tmp] = track->cb_color_bo[tmp]; |
| 999 | } else { |
| 1000 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1001 | if (r) { |
| 1002 | dev_err(p->dev, "bad SET_CONTEXT_REG 0x%04X\n", reg); |
| 1003 | return -EINVAL; |
| 1004 | } |
| 1005 | ib[idx] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
| 1006 | track->cb_color_tile_bo[tmp] = reloc->robj; |
| 1007 | } |
| 1008 | break; |
| 1009 | case CB_COLOR0_BASE: |
| 1010 | case CB_COLOR1_BASE: |
| 1011 | case CB_COLOR2_BASE: |
| 1012 | case CB_COLOR3_BASE: |
| 1013 | case CB_COLOR4_BASE: |
| 1014 | case CB_COLOR5_BASE: |
| 1015 | case CB_COLOR6_BASE: |
| 1016 | case CB_COLOR7_BASE: |
| 1017 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1018 | if (r) { |
| 1019 | dev_warn(p->dev, "bad SET_CONTEXT_REG " |
| 1020 | "0x%04X\n", reg); |
| 1021 | return -EINVAL; |
| 1022 | } |
Jerome Glisse | 7cb72ef | 2010-02-11 12:44:32 +0100 | [diff] [blame] | 1023 | tmp = (reg - CB_COLOR0_BASE) / 4; |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1024 | track->cb_color_bo_offset[tmp] = radeon_get_ib_value(p, idx) << 8; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1025 | ib[idx] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1026 | track->cb_color_base_last[tmp] = ib[idx]; |
| 1027 | track->cb_color_bo[tmp] = reloc->robj; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1028 | track->cb_color_bo_mc[tmp] = reloc->lobj.gpu_offset; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1029 | break; |
| 1030 | case DB_DEPTH_BASE: |
| 1031 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1032 | if (r) { |
| 1033 | dev_warn(p->dev, "bad SET_CONTEXT_REG " |
| 1034 | "0x%04X\n", reg); |
| 1035 | return -EINVAL; |
| 1036 | } |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1037 | track->db_offset = radeon_get_ib_value(p, idx) << 8; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1038 | ib[idx] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
| 1039 | track->db_bo = reloc->robj; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1040 | track->db_bo_mc = reloc->lobj.gpu_offset; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1041 | break; |
| 1042 | case DB_HTILE_DATA_BASE: |
| 1043 | case SQ_PGM_START_FS: |
| 1044 | case SQ_PGM_START_ES: |
| 1045 | case SQ_PGM_START_VS: |
| 1046 | case SQ_PGM_START_GS: |
| 1047 | case SQ_PGM_START_PS: |
Alex Deucher | 5f77df3 | 2010-03-26 14:52:32 -0400 | [diff] [blame] | 1048 | case SQ_ALU_CONST_CACHE_GS_0: |
| 1049 | case SQ_ALU_CONST_CACHE_GS_1: |
| 1050 | case SQ_ALU_CONST_CACHE_GS_2: |
| 1051 | case SQ_ALU_CONST_CACHE_GS_3: |
| 1052 | case SQ_ALU_CONST_CACHE_GS_4: |
| 1053 | case SQ_ALU_CONST_CACHE_GS_5: |
| 1054 | case SQ_ALU_CONST_CACHE_GS_6: |
| 1055 | case SQ_ALU_CONST_CACHE_GS_7: |
| 1056 | case SQ_ALU_CONST_CACHE_GS_8: |
| 1057 | case SQ_ALU_CONST_CACHE_GS_9: |
| 1058 | case SQ_ALU_CONST_CACHE_GS_10: |
| 1059 | case SQ_ALU_CONST_CACHE_GS_11: |
| 1060 | case SQ_ALU_CONST_CACHE_GS_12: |
| 1061 | case SQ_ALU_CONST_CACHE_GS_13: |
| 1062 | case SQ_ALU_CONST_CACHE_GS_14: |
| 1063 | case SQ_ALU_CONST_CACHE_GS_15: |
| 1064 | case SQ_ALU_CONST_CACHE_PS_0: |
| 1065 | case SQ_ALU_CONST_CACHE_PS_1: |
| 1066 | case SQ_ALU_CONST_CACHE_PS_2: |
| 1067 | case SQ_ALU_CONST_CACHE_PS_3: |
| 1068 | case SQ_ALU_CONST_CACHE_PS_4: |
| 1069 | case SQ_ALU_CONST_CACHE_PS_5: |
| 1070 | case SQ_ALU_CONST_CACHE_PS_6: |
| 1071 | case SQ_ALU_CONST_CACHE_PS_7: |
| 1072 | case SQ_ALU_CONST_CACHE_PS_8: |
| 1073 | case SQ_ALU_CONST_CACHE_PS_9: |
| 1074 | case SQ_ALU_CONST_CACHE_PS_10: |
| 1075 | case SQ_ALU_CONST_CACHE_PS_11: |
| 1076 | case SQ_ALU_CONST_CACHE_PS_12: |
| 1077 | case SQ_ALU_CONST_CACHE_PS_13: |
| 1078 | case SQ_ALU_CONST_CACHE_PS_14: |
| 1079 | case SQ_ALU_CONST_CACHE_PS_15: |
| 1080 | case SQ_ALU_CONST_CACHE_VS_0: |
| 1081 | case SQ_ALU_CONST_CACHE_VS_1: |
| 1082 | case SQ_ALU_CONST_CACHE_VS_2: |
| 1083 | case SQ_ALU_CONST_CACHE_VS_3: |
| 1084 | case SQ_ALU_CONST_CACHE_VS_4: |
| 1085 | case SQ_ALU_CONST_CACHE_VS_5: |
| 1086 | case SQ_ALU_CONST_CACHE_VS_6: |
| 1087 | case SQ_ALU_CONST_CACHE_VS_7: |
| 1088 | case SQ_ALU_CONST_CACHE_VS_8: |
| 1089 | case SQ_ALU_CONST_CACHE_VS_9: |
| 1090 | case SQ_ALU_CONST_CACHE_VS_10: |
| 1091 | case SQ_ALU_CONST_CACHE_VS_11: |
| 1092 | case SQ_ALU_CONST_CACHE_VS_12: |
| 1093 | case SQ_ALU_CONST_CACHE_VS_13: |
| 1094 | case SQ_ALU_CONST_CACHE_VS_14: |
| 1095 | case SQ_ALU_CONST_CACHE_VS_15: |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1096 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1097 | if (r) { |
| 1098 | dev_warn(p->dev, "bad SET_CONTEXT_REG " |
| 1099 | "0x%04X\n", reg); |
| 1100 | return -EINVAL; |
| 1101 | } |
| 1102 | ib[idx] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
| 1103 | break; |
| 1104 | default: |
| 1105 | dev_warn(p->dev, "forbidden register 0x%08x at %d\n", reg, idx); |
| 1106 | return -EINVAL; |
| 1107 | } |
| 1108 | return 0; |
| 1109 | } |
| 1110 | |
| 1111 | static inline unsigned minify(unsigned size, unsigned levels) |
| 1112 | { |
| 1113 | size = size >> levels; |
| 1114 | if (size < 1) |
| 1115 | size = 1; |
| 1116 | return size; |
| 1117 | } |
| 1118 | |
| 1119 | static void r600_texture_size(unsigned nfaces, unsigned blevel, unsigned nlevels, |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1120 | unsigned w0, unsigned h0, unsigned d0, unsigned bpe, |
| 1121 | unsigned pitch_align, |
| 1122 | unsigned *l0_size, unsigned *mipmap_size) |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1123 | { |
| 1124 | unsigned offset, i, level, face; |
| 1125 | unsigned width, height, depth, rowstride, size; |
| 1126 | |
| 1127 | w0 = minify(w0, 0); |
| 1128 | h0 = minify(h0, 0); |
| 1129 | d0 = minify(d0, 0); |
| 1130 | for(i = 0, offset = 0, level = blevel; i < nlevels; i++, level++) { |
| 1131 | width = minify(w0, i); |
| 1132 | height = minify(h0, i); |
| 1133 | depth = minify(d0, i); |
| 1134 | for(face = 0; face < nfaces; face++) { |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1135 | rowstride = ALIGN((width * bpe), pitch_align); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1136 | size = height * rowstride * depth; |
| 1137 | offset += size; |
| 1138 | offset = (offset + 0x1f) & ~0x1f; |
| 1139 | } |
| 1140 | } |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1141 | *l0_size = ALIGN((w0 * bpe), pitch_align) * h0 * d0; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1142 | *mipmap_size = offset; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1143 | if (!nlevels) |
| 1144 | *mipmap_size = *l0_size; |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1145 | if (!blevel) |
| 1146 | *mipmap_size -= *l0_size; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1147 | } |
| 1148 | |
| 1149 | /** |
| 1150 | * r600_check_texture_resource() - check if register is authorized or not |
| 1151 | * @p: parser structure holding parsing context |
| 1152 | * @idx: index into the cs buffer |
| 1153 | * @texture: texture's bo structure |
| 1154 | * @mipmap: mipmap's bo structure |
| 1155 | * |
| 1156 | * This function will check that the resource has valid field and that |
| 1157 | * the texture and mipmap bo object are big enough to cover this resource. |
| 1158 | */ |
| 1159 | static inline int r600_check_texture_resource(struct radeon_cs_parser *p, u32 idx, |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 1160 | struct radeon_bo *texture, |
| 1161 | struct radeon_bo *mipmap, |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1162 | u64 base_offset, |
| 1163 | u64 mip_offset, |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 1164 | u32 tiling_flags) |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1165 | { |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1166 | struct r600_cs_track *track = p->track; |
Alex Deucher | 71b10d8 | 2010-02-16 11:28:36 -0500 | [diff] [blame] | 1167 | u32 nfaces, nlevels, blevel, w0, h0, d0, bpe = 0; |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1168 | u32 word0, word1, l0_size, mipmap_size; |
| 1169 | u32 height_align, pitch, pitch_align, depth_align; |
| 1170 | u64 base_align; |
| 1171 | struct array_mode_checker array_check; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1172 | |
| 1173 | /* on legacy kernel we don't perform advanced check */ |
| 1174 | if (p->rdev == NULL) |
| 1175 | return 0; |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 1176 | |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1177 | /* convert to bytes */ |
| 1178 | base_offset <<= 8; |
| 1179 | mip_offset <<= 8; |
| 1180 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1181 | word0 = radeon_get_ib_value(p, idx + 0); |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 1182 | if (tiling_flags & RADEON_TILING_MACRO) |
| 1183 | word0 |= S_038000_TILE_MODE(V_038000_ARRAY_2D_TILED_THIN1); |
| 1184 | else if (tiling_flags & RADEON_TILING_MICRO) |
| 1185 | word0 |= S_038000_TILE_MODE(V_038000_ARRAY_1D_TILED_THIN1); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1186 | word1 = radeon_get_ib_value(p, idx + 1); |
| 1187 | w0 = G_038000_TEX_WIDTH(word0) + 1; |
| 1188 | h0 = G_038004_TEX_HEIGHT(word1) + 1; |
| 1189 | d0 = G_038004_TEX_DEPTH(word1); |
| 1190 | nfaces = 1; |
| 1191 | switch (G_038000_DIM(word0)) { |
| 1192 | case V_038000_SQ_TEX_DIM_1D: |
| 1193 | case V_038000_SQ_TEX_DIM_2D: |
| 1194 | case V_038000_SQ_TEX_DIM_3D: |
| 1195 | break; |
| 1196 | case V_038000_SQ_TEX_DIM_CUBEMAP: |
| 1197 | nfaces = 6; |
| 1198 | break; |
| 1199 | case V_038000_SQ_TEX_DIM_1D_ARRAY: |
| 1200 | case V_038000_SQ_TEX_DIM_2D_ARRAY: |
| 1201 | case V_038000_SQ_TEX_DIM_2D_MSAA: |
| 1202 | case V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA: |
| 1203 | default: |
| 1204 | dev_warn(p->dev, "this kernel doesn't support %d texture dim\n", G_038000_DIM(word0)); |
| 1205 | return -EINVAL; |
| 1206 | } |
| 1207 | if (r600_bpe_from_format(&bpe, G_038004_DATA_FORMAT(word1))) { |
| 1208 | dev_warn(p->dev, "%s:%d texture invalid format %d\n", |
| 1209 | __func__, __LINE__, G_038004_DATA_FORMAT(word1)); |
| 1210 | return -EINVAL; |
| 1211 | } |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1212 | |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1213 | /* pitch in texels */ |
| 1214 | pitch = (G_038000_PITCH(word0) + 1) * 8; |
| 1215 | array_check.array_mode = G_038000_TILE_MODE(word0); |
| 1216 | array_check.group_size = track->group_size; |
| 1217 | array_check.nbanks = track->nbanks; |
| 1218 | array_check.npipes = track->npipes; |
| 1219 | array_check.nsamples = 1; |
| 1220 | array_check.bpe = bpe; |
| 1221 | if (r600_get_array_mode_alignment(&array_check, |
| 1222 | &pitch_align, &height_align, &depth_align, &base_align)) { |
| 1223 | dev_warn(p->dev, "%s:%d tex array mode (%d) invalid\n", |
| 1224 | __func__, __LINE__, G_038000_TILE_MODE(word0)); |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1225 | return -EINVAL; |
| 1226 | } |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1227 | |
| 1228 | /* XXX check height as well... */ |
| 1229 | |
| 1230 | if (!IS_ALIGNED(pitch, pitch_align)) { |
| 1231 | dev_warn(p->dev, "%s:%d tex pitch (%d) invalid\n", |
| 1232 | __func__, __LINE__, pitch); |
| 1233 | return -EINVAL; |
| 1234 | } |
| 1235 | if (!IS_ALIGNED(base_offset, base_align)) { |
| 1236 | dev_warn(p->dev, "%s:%d tex base offset (0x%llx) invalid\n", |
| 1237 | __func__, __LINE__, base_offset); |
| 1238 | return -EINVAL; |
| 1239 | } |
| 1240 | if (!IS_ALIGNED(mip_offset, base_align)) { |
| 1241 | dev_warn(p->dev, "%s:%d tex mip offset (0x%llx) invalid\n", |
| 1242 | __func__, __LINE__, mip_offset); |
| 1243 | return -EINVAL; |
| 1244 | } |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1245 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1246 | word0 = radeon_get_ib_value(p, idx + 4); |
| 1247 | word1 = radeon_get_ib_value(p, idx + 5); |
| 1248 | blevel = G_038010_BASE_LEVEL(word0); |
| 1249 | nlevels = G_038014_LAST_LEVEL(word1); |
Alex Deucher | 40e2a5c | 2010-06-04 18:41:42 -0400 | [diff] [blame] | 1250 | r600_texture_size(nfaces, blevel, nlevels, w0, h0, d0, bpe, |
| 1251 | (pitch_align * bpe), |
| 1252 | &l0_size, &mipmap_size); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1253 | /* using get ib will give us the offset into the texture bo */ |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1254 | word0 = radeon_get_ib_value(p, idx + 2) << 8; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1255 | if ((l0_size + word0) > radeon_bo_size(texture)) { |
| 1256 | dev_warn(p->dev, "texture bo too small (%d %d %d %d -> %d have %ld)\n", |
| 1257 | w0, h0, bpe, word0, l0_size, radeon_bo_size(texture)); |
| 1258 | return -EINVAL; |
| 1259 | } |
| 1260 | /* using get ib will give us the offset into the mipmap bo */ |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1261 | word0 = radeon_get_ib_value(p, idx + 3) << 8; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1262 | if ((mipmap_size + word0) > radeon_bo_size(mipmap)) { |
Alex Deucher | fe725d4 | 2010-09-14 10:10:47 -0400 | [diff] [blame] | 1263 | /*dev_warn(p->dev, "mipmap bo too small (%d %d %d %d %d %d -> %d have %ld)\n", |
| 1264 | w0, h0, bpe, blevel, nlevels, word0, mipmap_size, radeon_bo_size(texture));*/ |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1265 | } |
| 1266 | return 0; |
| 1267 | } |
| 1268 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1269 | static int r600_packet3_check(struct radeon_cs_parser *p, |
| 1270 | struct radeon_cs_packet *pkt) |
| 1271 | { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1272 | struct radeon_cs_reloc *reloc; |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 1273 | struct r600_cs_track *track; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1274 | volatile u32 *ib; |
| 1275 | unsigned idx; |
| 1276 | unsigned i; |
| 1277 | unsigned start_reg, end_reg, reg; |
| 1278 | int r; |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1279 | u32 idx_value; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1280 | |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 1281 | track = (struct r600_cs_track *)p->track; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1282 | ib = p->ib->ptr; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1283 | idx = pkt->idx + 1; |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1284 | idx_value = radeon_get_ib_value(p, idx); |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 1285 | |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1286 | switch (pkt->opcode) { |
| 1287 | case PACKET3_START_3D_CMDBUF: |
| 1288 | if (p->family >= CHIP_RV770 || pkt->count) { |
| 1289 | DRM_ERROR("bad START_3D\n"); |
| 1290 | return -EINVAL; |
| 1291 | } |
| 1292 | break; |
| 1293 | case PACKET3_CONTEXT_CONTROL: |
| 1294 | if (pkt->count != 1) { |
| 1295 | DRM_ERROR("bad CONTEXT_CONTROL\n"); |
| 1296 | return -EINVAL; |
| 1297 | } |
| 1298 | break; |
| 1299 | case PACKET3_INDEX_TYPE: |
| 1300 | case PACKET3_NUM_INSTANCES: |
| 1301 | if (pkt->count) { |
| 1302 | DRM_ERROR("bad INDEX_TYPE/NUM_INSTANCES\n"); |
| 1303 | return -EINVAL; |
| 1304 | } |
| 1305 | break; |
| 1306 | case PACKET3_DRAW_INDEX: |
| 1307 | if (pkt->count != 3) { |
| 1308 | DRM_ERROR("bad DRAW_INDEX\n"); |
| 1309 | return -EINVAL; |
| 1310 | } |
| 1311 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1312 | if (r) { |
| 1313 | DRM_ERROR("bad DRAW_INDEX\n"); |
| 1314 | return -EINVAL; |
| 1315 | } |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1316 | ib[idx+0] = idx_value + (u32)(reloc->lobj.gpu_offset & 0xffffffff); |
Alex Deucher | 210bed8 | 2009-09-25 18:33:08 -0400 | [diff] [blame] | 1317 | ib[idx+1] += upper_32_bits(reloc->lobj.gpu_offset) & 0xff; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1318 | r = r600_cs_track_check(p); |
| 1319 | if (r) { |
| 1320 | dev_warn(p->dev, "%s:%d invalid cmd stream\n", __func__, __LINE__); |
| 1321 | return r; |
| 1322 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1323 | break; |
| 1324 | case PACKET3_DRAW_INDEX_AUTO: |
| 1325 | if (pkt->count != 1) { |
| 1326 | DRM_ERROR("bad DRAW_INDEX_AUTO\n"); |
| 1327 | return -EINVAL; |
| 1328 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1329 | r = r600_cs_track_check(p); |
| 1330 | if (r) { |
| 1331 | dev_warn(p->dev, "%s:%d invalid cmd stream %d\n", __func__, __LINE__, idx); |
| 1332 | return r; |
| 1333 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1334 | break; |
| 1335 | case PACKET3_DRAW_INDEX_IMMD_BE: |
| 1336 | case PACKET3_DRAW_INDEX_IMMD: |
| 1337 | if (pkt->count < 2) { |
| 1338 | DRM_ERROR("bad DRAW_INDEX_IMMD\n"); |
| 1339 | return -EINVAL; |
| 1340 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1341 | r = r600_cs_track_check(p); |
| 1342 | if (r) { |
| 1343 | dev_warn(p->dev, "%s:%d invalid cmd stream\n", __func__, __LINE__); |
| 1344 | return r; |
| 1345 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1346 | break; |
| 1347 | case PACKET3_WAIT_REG_MEM: |
| 1348 | if (pkt->count != 5) { |
| 1349 | DRM_ERROR("bad WAIT_REG_MEM\n"); |
| 1350 | return -EINVAL; |
| 1351 | } |
| 1352 | /* bit 4 is reg (0) or mem (1) */ |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1353 | if (idx_value & 0x10) { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1354 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1355 | if (r) { |
| 1356 | DRM_ERROR("bad WAIT_REG_MEM\n"); |
| 1357 | return -EINVAL; |
| 1358 | } |
| 1359 | ib[idx+1] += (u32)(reloc->lobj.gpu_offset & 0xffffffff); |
Alex Deucher | 210bed8 | 2009-09-25 18:33:08 -0400 | [diff] [blame] | 1360 | ib[idx+2] += upper_32_bits(reloc->lobj.gpu_offset) & 0xff; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1361 | } |
| 1362 | break; |
| 1363 | case PACKET3_SURFACE_SYNC: |
| 1364 | if (pkt->count != 3) { |
| 1365 | DRM_ERROR("bad SURFACE_SYNC\n"); |
| 1366 | return -EINVAL; |
| 1367 | } |
| 1368 | /* 0xffffffff/0x0 is flush all cache flag */ |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 1369 | if (radeon_get_ib_value(p, idx + 1) != 0xffffffff || |
| 1370 | radeon_get_ib_value(p, idx + 2) != 0) { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1371 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1372 | if (r) { |
| 1373 | DRM_ERROR("bad SURFACE_SYNC\n"); |
| 1374 | return -EINVAL; |
| 1375 | } |
| 1376 | ib[idx+2] += (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
| 1377 | } |
| 1378 | break; |
| 1379 | case PACKET3_EVENT_WRITE: |
| 1380 | if (pkt->count != 2 && pkt->count != 0) { |
| 1381 | DRM_ERROR("bad EVENT_WRITE\n"); |
| 1382 | return -EINVAL; |
| 1383 | } |
| 1384 | if (pkt->count) { |
| 1385 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1386 | if (r) { |
| 1387 | DRM_ERROR("bad EVENT_WRITE\n"); |
| 1388 | return -EINVAL; |
| 1389 | } |
| 1390 | ib[idx+1] += (u32)(reloc->lobj.gpu_offset & 0xffffffff); |
Alex Deucher | 210bed8 | 2009-09-25 18:33:08 -0400 | [diff] [blame] | 1391 | ib[idx+2] += upper_32_bits(reloc->lobj.gpu_offset) & 0xff; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1392 | } |
| 1393 | break; |
| 1394 | case PACKET3_EVENT_WRITE_EOP: |
| 1395 | if (pkt->count != 4) { |
| 1396 | DRM_ERROR("bad EVENT_WRITE_EOP\n"); |
| 1397 | return -EINVAL; |
| 1398 | } |
| 1399 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1400 | if (r) { |
| 1401 | DRM_ERROR("bad EVENT_WRITE\n"); |
| 1402 | return -EINVAL; |
| 1403 | } |
| 1404 | ib[idx+1] += (u32)(reloc->lobj.gpu_offset & 0xffffffff); |
Alex Deucher | 210bed8 | 2009-09-25 18:33:08 -0400 | [diff] [blame] | 1405 | ib[idx+2] += upper_32_bits(reloc->lobj.gpu_offset) & 0xff; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1406 | break; |
| 1407 | case PACKET3_SET_CONFIG_REG: |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1408 | start_reg = (idx_value << 2) + PACKET3_SET_CONFIG_REG_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1409 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1410 | if ((start_reg < PACKET3_SET_CONFIG_REG_OFFSET) || |
| 1411 | (start_reg >= PACKET3_SET_CONFIG_REG_END) || |
| 1412 | (end_reg >= PACKET3_SET_CONFIG_REG_END)) { |
| 1413 | DRM_ERROR("bad PACKET3_SET_CONFIG_REG\n"); |
| 1414 | return -EINVAL; |
| 1415 | } |
| 1416 | for (i = 0; i < pkt->count; i++) { |
| 1417 | reg = start_reg + (4 * i); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1418 | r = r600_cs_check_reg(p, reg, idx+1+i); |
| 1419 | if (r) |
| 1420 | return r; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1421 | } |
| 1422 | break; |
| 1423 | case PACKET3_SET_CONTEXT_REG: |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1424 | start_reg = (idx_value << 2) + PACKET3_SET_CONTEXT_REG_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1425 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1426 | if ((start_reg < PACKET3_SET_CONTEXT_REG_OFFSET) || |
| 1427 | (start_reg >= PACKET3_SET_CONTEXT_REG_END) || |
| 1428 | (end_reg >= PACKET3_SET_CONTEXT_REG_END)) { |
| 1429 | DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n"); |
| 1430 | return -EINVAL; |
| 1431 | } |
| 1432 | for (i = 0; i < pkt->count; i++) { |
| 1433 | reg = start_reg + (4 * i); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1434 | r = r600_cs_check_reg(p, reg, idx+1+i); |
| 1435 | if (r) |
| 1436 | return r; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1437 | } |
| 1438 | break; |
| 1439 | case PACKET3_SET_RESOURCE: |
| 1440 | if (pkt->count % 7) { |
| 1441 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1442 | return -EINVAL; |
| 1443 | } |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1444 | start_reg = (idx_value << 2) + PACKET3_SET_RESOURCE_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1445 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1446 | if ((start_reg < PACKET3_SET_RESOURCE_OFFSET) || |
| 1447 | (start_reg >= PACKET3_SET_RESOURCE_END) || |
| 1448 | (end_reg >= PACKET3_SET_RESOURCE_END)) { |
| 1449 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1450 | return -EINVAL; |
| 1451 | } |
| 1452 | for (i = 0; i < (pkt->count / 7); i++) { |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1453 | struct radeon_bo *texture, *mipmap; |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1454 | u32 size, offset, base_offset, mip_offset; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1455 | |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1456 | switch (G__SQ_VTX_CONSTANT_TYPE(radeon_get_ib_value(p, idx+(i*7)+6+1))) { |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1457 | case SQ_TEX_VTX_VALID_TEXTURE: |
| 1458 | /* tex base */ |
| 1459 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1460 | if (r) { |
| 1461 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1462 | return -EINVAL; |
| 1463 | } |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1464 | base_offset = (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
Alex Deucher | 7f81337 | 2010-05-20 12:43:52 -0400 | [diff] [blame] | 1465 | if (reloc->lobj.tiling_flags & RADEON_TILING_MACRO) |
| 1466 | ib[idx+1+(i*7)+0] |= S_038000_TILE_MODE(V_038000_ARRAY_2D_TILED_THIN1); |
| 1467 | else if (reloc->lobj.tiling_flags & RADEON_TILING_MICRO) |
| 1468 | ib[idx+1+(i*7)+0] |= S_038000_TILE_MODE(V_038000_ARRAY_1D_TILED_THIN1); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1469 | texture = reloc->robj; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1470 | /* tex mip base */ |
| 1471 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1472 | if (r) { |
| 1473 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1474 | return -EINVAL; |
| 1475 | } |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1476 | mip_offset = (u32)((reloc->lobj.gpu_offset >> 8) & 0xffffffff); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1477 | mipmap = reloc->robj; |
| 1478 | r = r600_check_texture_resource(p, idx+(i*7)+1, |
Alex Deucher | 1679056 | 2010-11-14 20:24:35 -0500 | [diff] [blame] | 1479 | texture, mipmap, |
| 1480 | base_offset + radeon_get_ib_value(p, idx+1+(i*7)+2), |
| 1481 | mip_offset + radeon_get_ib_value(p, idx+1+(i*7)+3), |
| 1482 | reloc->lobj.tiling_flags); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1483 | if (r) |
| 1484 | return r; |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1485 | ib[idx+1+(i*7)+2] += base_offset; |
| 1486 | ib[idx+1+(i*7)+3] += mip_offset; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1487 | break; |
| 1488 | case SQ_TEX_VTX_VALID_BUFFER: |
| 1489 | /* vtx base */ |
| 1490 | r = r600_cs_packet_next_reloc(p, &reloc); |
| 1491 | if (r) { |
| 1492 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1493 | return -EINVAL; |
| 1494 | } |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1495 | offset = radeon_get_ib_value(p, idx+1+(i*7)+0); |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1496 | size = radeon_get_ib_value(p, idx+1+(i*7)+1) + 1; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1497 | if (p->rdev && (size + offset) > radeon_bo_size(reloc->robj)) { |
| 1498 | /* force size to size of the buffer */ |
Alex Deucher | 1729dd3 | 2010-08-06 02:54:05 -0400 | [diff] [blame] | 1499 | dev_warn(p->dev, "vbo resource seems too big (%d) for the bo (%ld)\n", |
| 1500 | size + offset, radeon_bo_size(reloc->robj)); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1501 | ib[idx+1+(i*7)+1] = radeon_bo_size(reloc->robj); |
| 1502 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1503 | ib[idx+1+(i*7)+0] += (u32)((reloc->lobj.gpu_offset) & 0xffffffff); |
Alex Deucher | 210bed8 | 2009-09-25 18:33:08 -0400 | [diff] [blame] | 1504 | ib[idx+1+(i*7)+2] += upper_32_bits(reloc->lobj.gpu_offset) & 0xff; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1505 | break; |
| 1506 | case SQ_TEX_VTX_INVALID_TEXTURE: |
| 1507 | case SQ_TEX_VTX_INVALID_BUFFER: |
| 1508 | default: |
| 1509 | DRM_ERROR("bad SET_RESOURCE\n"); |
| 1510 | return -EINVAL; |
| 1511 | } |
| 1512 | } |
| 1513 | break; |
| 1514 | case PACKET3_SET_ALU_CONST: |
Alex Deucher | 5f77df3 | 2010-03-26 14:52:32 -0400 | [diff] [blame] | 1515 | if (track->sq_config & DX9_CONSTS) { |
| 1516 | start_reg = (idx_value << 2) + PACKET3_SET_ALU_CONST_OFFSET; |
| 1517 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1518 | if ((start_reg < PACKET3_SET_ALU_CONST_OFFSET) || |
| 1519 | (start_reg >= PACKET3_SET_ALU_CONST_END) || |
| 1520 | (end_reg >= PACKET3_SET_ALU_CONST_END)) { |
| 1521 | DRM_ERROR("bad SET_ALU_CONST\n"); |
| 1522 | return -EINVAL; |
| 1523 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1524 | } |
| 1525 | break; |
| 1526 | case PACKET3_SET_BOOL_CONST: |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1527 | start_reg = (idx_value << 2) + PACKET3_SET_BOOL_CONST_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1528 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1529 | if ((start_reg < PACKET3_SET_BOOL_CONST_OFFSET) || |
| 1530 | (start_reg >= PACKET3_SET_BOOL_CONST_END) || |
| 1531 | (end_reg >= PACKET3_SET_BOOL_CONST_END)) { |
| 1532 | DRM_ERROR("bad SET_BOOL_CONST\n"); |
| 1533 | return -EINVAL; |
| 1534 | } |
| 1535 | break; |
| 1536 | case PACKET3_SET_LOOP_CONST: |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1537 | start_reg = (idx_value << 2) + PACKET3_SET_LOOP_CONST_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1538 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1539 | if ((start_reg < PACKET3_SET_LOOP_CONST_OFFSET) || |
| 1540 | (start_reg >= PACKET3_SET_LOOP_CONST_END) || |
| 1541 | (end_reg >= PACKET3_SET_LOOP_CONST_END)) { |
| 1542 | DRM_ERROR("bad SET_LOOP_CONST\n"); |
| 1543 | return -EINVAL; |
| 1544 | } |
| 1545 | break; |
| 1546 | case PACKET3_SET_CTL_CONST: |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1547 | start_reg = (idx_value << 2) + PACKET3_SET_CTL_CONST_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1548 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1549 | if ((start_reg < PACKET3_SET_CTL_CONST_OFFSET) || |
| 1550 | (start_reg >= PACKET3_SET_CTL_CONST_END) || |
| 1551 | (end_reg >= PACKET3_SET_CTL_CONST_END)) { |
| 1552 | DRM_ERROR("bad SET_CTL_CONST\n"); |
| 1553 | return -EINVAL; |
| 1554 | } |
| 1555 | break; |
| 1556 | case PACKET3_SET_SAMPLER: |
| 1557 | if (pkt->count % 3) { |
| 1558 | DRM_ERROR("bad SET_SAMPLER\n"); |
| 1559 | return -EINVAL; |
| 1560 | } |
Dave Airlie | adea479 | 2009-09-25 14:23:47 +1000 | [diff] [blame] | 1561 | start_reg = (idx_value << 2) + PACKET3_SET_SAMPLER_OFFSET; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1562 | end_reg = 4 * pkt->count + start_reg - 4; |
| 1563 | if ((start_reg < PACKET3_SET_SAMPLER_OFFSET) || |
| 1564 | (start_reg >= PACKET3_SET_SAMPLER_END) || |
| 1565 | (end_reg >= PACKET3_SET_SAMPLER_END)) { |
| 1566 | DRM_ERROR("bad SET_SAMPLER\n"); |
| 1567 | return -EINVAL; |
| 1568 | } |
| 1569 | break; |
| 1570 | case PACKET3_SURFACE_BASE_UPDATE: |
| 1571 | if (p->family >= CHIP_RV770 || p->family == CHIP_R600) { |
| 1572 | DRM_ERROR("bad SURFACE_BASE_UPDATE\n"); |
| 1573 | return -EINVAL; |
| 1574 | } |
| 1575 | if (pkt->count) { |
| 1576 | DRM_ERROR("bad SURFACE_BASE_UPDATE\n"); |
| 1577 | return -EINVAL; |
| 1578 | } |
| 1579 | break; |
| 1580 | case PACKET3_NOP: |
| 1581 | break; |
| 1582 | default: |
| 1583 | DRM_ERROR("Packet3 opcode %x not supported\n", pkt->opcode); |
| 1584 | return -EINVAL; |
| 1585 | } |
| 1586 | return 0; |
| 1587 | } |
| 1588 | |
| 1589 | int r600_cs_parse(struct radeon_cs_parser *p) |
| 1590 | { |
| 1591 | struct radeon_cs_packet pkt; |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 1592 | struct r600_cs_track *track; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1593 | int r; |
| 1594 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1595 | if (p->track == NULL) { |
| 1596 | /* initialize tracker, we are in kms */ |
| 1597 | track = kzalloc(sizeof(*track), GFP_KERNEL); |
| 1598 | if (track == NULL) |
| 1599 | return -ENOMEM; |
| 1600 | r600_cs_track_init(track); |
| 1601 | if (p->rdev->family < CHIP_RV770) { |
| 1602 | track->npipes = p->rdev->config.r600.tiling_npipes; |
| 1603 | track->nbanks = p->rdev->config.r600.tiling_nbanks; |
| 1604 | track->group_size = p->rdev->config.r600.tiling_group_size; |
| 1605 | } else if (p->rdev->family <= CHIP_RV740) { |
| 1606 | track->npipes = p->rdev->config.rv770.tiling_npipes; |
| 1607 | track->nbanks = p->rdev->config.rv770.tiling_nbanks; |
| 1608 | track->group_size = p->rdev->config.rv770.tiling_group_size; |
| 1609 | } |
| 1610 | p->track = track; |
| 1611 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1612 | do { |
| 1613 | r = r600_cs_packet_parse(p, &pkt, p->idx); |
| 1614 | if (r) { |
Jerome Glisse | 7cb72ef | 2010-02-11 12:44:32 +0100 | [diff] [blame] | 1615 | kfree(p->track); |
| 1616 | p->track = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1617 | return r; |
| 1618 | } |
| 1619 | p->idx += pkt.count + 2; |
| 1620 | switch (pkt.type) { |
| 1621 | case PACKET_TYPE0: |
| 1622 | r = r600_cs_parse_packet0(p, &pkt); |
| 1623 | break; |
| 1624 | case PACKET_TYPE2: |
| 1625 | break; |
| 1626 | case PACKET_TYPE3: |
| 1627 | r = r600_packet3_check(p, &pkt); |
| 1628 | break; |
| 1629 | default: |
| 1630 | DRM_ERROR("Unknown packet type %d !\n", pkt.type); |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1631 | kfree(p->track); |
Jerome Glisse | 7cb72ef | 2010-02-11 12:44:32 +0100 | [diff] [blame] | 1632 | p->track = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1633 | return -EINVAL; |
| 1634 | } |
| 1635 | if (r) { |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1636 | kfree(p->track); |
Jerome Glisse | 7cb72ef | 2010-02-11 12:44:32 +0100 | [diff] [blame] | 1637 | p->track = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1638 | return r; |
| 1639 | } |
| 1640 | } while (p->idx < p->chunks[p->chunk_ib_idx].length_dw); |
| 1641 | #if 0 |
| 1642 | for (r = 0; r < p->ib->length_dw; r++) { |
| 1643 | printk(KERN_INFO "%05d 0x%08X\n", r, p->ib->ptr[r]); |
| 1644 | mdelay(1); |
| 1645 | } |
| 1646 | #endif |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1647 | kfree(p->track); |
Jerome Glisse | 7cb72ef | 2010-02-11 12:44:32 +0100 | [diff] [blame] | 1648 | p->track = NULL; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1649 | return 0; |
| 1650 | } |
| 1651 | |
| 1652 | static int r600_cs_parser_relocs_legacy(struct radeon_cs_parser *p) |
| 1653 | { |
| 1654 | if (p->chunk_relocs_idx == -1) { |
| 1655 | return 0; |
| 1656 | } |
Julia Lawall | e265f39e | 2009-12-19 08:16:33 +0100 | [diff] [blame] | 1657 | p->relocs = kzalloc(sizeof(struct radeon_cs_reloc), GFP_KERNEL); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1658 | if (p->relocs == NULL) { |
| 1659 | return -ENOMEM; |
| 1660 | } |
| 1661 | return 0; |
| 1662 | } |
| 1663 | |
| 1664 | /** |
| 1665 | * cs_parser_fini() - clean parser states |
| 1666 | * @parser: parser structure holding parsing context. |
| 1667 | * @error: error number |
| 1668 | * |
| 1669 | * If error is set than unvalidate buffer, otherwise just free memory |
| 1670 | * used by parsing context. |
| 1671 | **/ |
| 1672 | static void r600_cs_parser_fini(struct radeon_cs_parser *parser, int error) |
| 1673 | { |
| 1674 | unsigned i; |
| 1675 | |
| 1676 | kfree(parser->relocs); |
| 1677 | for (i = 0; i < parser->nchunks; i++) { |
| 1678 | kfree(parser->chunks[i].kdata); |
Dave Airlie | 4c57edba | 2009-09-28 15:37:25 +1000 | [diff] [blame] | 1679 | kfree(parser->chunks[i].kpage[0]); |
| 1680 | kfree(parser->chunks[i].kpage[1]); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1681 | } |
| 1682 | kfree(parser->chunks); |
| 1683 | kfree(parser->chunks_array); |
| 1684 | } |
| 1685 | |
| 1686 | int r600_cs_legacy(struct drm_device *dev, void *data, struct drm_file *filp, |
| 1687 | unsigned family, u32 *ib, int *l) |
| 1688 | { |
| 1689 | struct radeon_cs_parser parser; |
| 1690 | struct radeon_cs_chunk *ib_chunk; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1691 | struct radeon_ib fake_ib; |
| 1692 | struct r600_cs_track *track; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1693 | int r; |
| 1694 | |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1695 | /* initialize tracker */ |
| 1696 | track = kzalloc(sizeof(*track), GFP_KERNEL); |
| 1697 | if (track == NULL) |
| 1698 | return -ENOMEM; |
| 1699 | r600_cs_track_init(track); |
| 1700 | r600_cs_legacy_get_tiling_conf(dev, &track->npipes, &track->nbanks, &track->group_size); |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1701 | /* initialize parser */ |
| 1702 | memset(&parser, 0, sizeof(struct radeon_cs_parser)); |
| 1703 | parser.filp = filp; |
Jerome Glisse | c8c15ff | 2010-01-18 13:01:36 +0100 | [diff] [blame] | 1704 | parser.dev = &dev->pdev->dev; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1705 | parser.rdev = NULL; |
| 1706 | parser.family = family; |
| 1707 | parser.ib = &fake_ib; |
Jerome Glisse | 961fb59 | 2010-02-10 22:30:05 +0000 | [diff] [blame] | 1708 | parser.track = track; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1709 | fake_ib.ptr = ib; |
| 1710 | r = radeon_cs_parser_init(&parser, data); |
| 1711 | if (r) { |
| 1712 | DRM_ERROR("Failed to initialize parser !\n"); |
| 1713 | r600_cs_parser_fini(&parser, r); |
| 1714 | return r; |
| 1715 | } |
| 1716 | r = r600_cs_parser_relocs_legacy(&parser); |
| 1717 | if (r) { |
| 1718 | DRM_ERROR("Failed to parse relocation !\n"); |
| 1719 | r600_cs_parser_fini(&parser, r); |
| 1720 | return r; |
| 1721 | } |
| 1722 | /* Copy the packet into the IB, the parser will read from the |
| 1723 | * input memory (cached) and write to the IB (which can be |
| 1724 | * uncached). */ |
| 1725 | ib_chunk = &parser.chunks[parser.chunk_ib_idx]; |
| 1726 | parser.ib->length_dw = ib_chunk->length_dw; |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1727 | *l = parser.ib->length_dw; |
| 1728 | r = r600_cs_parse(&parser); |
| 1729 | if (r) { |
| 1730 | DRM_ERROR("Invalid command stream !\n"); |
| 1731 | r600_cs_parser_fini(&parser, r); |
| 1732 | return r; |
| 1733 | } |
Dave Airlie | 513bcb4 | 2009-09-23 16:56:27 +1000 | [diff] [blame] | 1734 | r = radeon_cs_finish_pages(&parser); |
| 1735 | if (r) { |
| 1736 | DRM_ERROR("Invalid command stream !\n"); |
| 1737 | r600_cs_parser_fini(&parser, r); |
| 1738 | return r; |
| 1739 | } |
Jerome Glisse | 3ce0a23 | 2009-09-08 10:10:24 +1000 | [diff] [blame] | 1740 | r600_cs_parser_fini(&parser, r); |
| 1741 | return r; |
| 1742 | } |
| 1743 | |
| 1744 | void r600_cs_legacy_init(void) |
| 1745 | { |
| 1746 | r600_cs_packet_next_reloc = &r600_cs_packet_next_reloc_nomm; |
| 1747 | } |