blob: 908016fc5829ff3ef0667f5be62c51999d30106e [file] [log] [blame]
Eric Miaodd89ccb2008-09-01 06:50:23 +08001/*
2 * tdo24m - SPI-based drivers for Toppoly TDO24M series LCD panels
3 *
4 * Copyright (C) 2008 Marvell International Ltd.
Jingoo Han97d96552012-12-17 16:00:33 -08005 * Eric Miao <eric.miao@marvell.com>
Eric Miaodd89ccb2008-09-01 06:50:23 +08006 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * publishhed by the Free Software Foundation.
10 */
11
12#include <linux/module.h>
13#include <linux/kernel.h>
14#include <linux/init.h>
15#include <linux/device.h>
16#include <linux/spi/spi.h>
Mike Rapoportf4f6bda2008-12-03 08:48:52 +000017#include <linux/spi/tdo24m.h>
Eric Miaodd89ccb2008-09-01 06:50:23 +080018#include <linux/fb.h>
19#include <linux/lcd.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090020#include <linux/slab.h>
Eric Miaodd89ccb2008-09-01 06:50:23 +080021
22#define POWER_IS_ON(pwr) ((pwr) <= FB_BLANK_NORMAL)
23
24#define TDO24M_SPI_BUFF_SIZE (4)
25#define MODE_QVGA 0
26#define MODE_VGA 1
27
28struct tdo24m {
29 struct spi_device *spi_dev;
30 struct lcd_device *lcd_dev;
31
32 struct spi_message msg;
33 struct spi_transfer xfer;
34 uint8_t *buf;
35
Mike Rapoportf4f6bda2008-12-03 08:48:52 +000036 int (*adj_mode)(struct tdo24m *lcd, int mode);
37 int color_invert;
38
Eric Miaodd89ccb2008-09-01 06:50:23 +080039 int power;
40 int mode;
41};
42
43/* use bit 30, 31 as the indicator of command parameter number */
44#define CMD0(x) ((0 << 30) | (x))
45#define CMD1(x, x1) ((1 << 30) | ((x) << 9) | 0x100 | (x1))
46#define CMD2(x, x1, x2) ((2 << 30) | ((x) << 18) | 0x20000 |\
47 ((x1) << 9) | 0x100 | (x2))
48#define CMD_NULL (-1)
49
Jingoo Han53c7a2f2012-12-17 16:00:52 -080050static const uint32_t lcd_panel_reset[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +080051 CMD0(0x1), /* reset */
52 CMD0(0x0), /* nop */
53 CMD0(0x0), /* nop */
54 CMD0(0x0), /* nop */
55 CMD_NULL,
56};
57
Jingoo Han53c7a2f2012-12-17 16:00:52 -080058static const uint32_t lcd_panel_on[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +080059 CMD0(0x29), /* Display ON */
60 CMD2(0xB8, 0xFF, 0xF9), /* Output Control */
61 CMD0(0x11), /* Sleep out */
62 CMD1(0xB0, 0x16), /* Wake */
63 CMD_NULL,
64};
65
Jingoo Han53c7a2f2012-12-17 16:00:52 -080066static const uint32_t lcd_panel_off[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +080067 CMD0(0x28), /* Display OFF */
68 CMD2(0xB8, 0x80, 0x02), /* Output Control */
69 CMD0(0x10), /* Sleep in */
70 CMD1(0xB0, 0x00), /* Deep stand by in */
71 CMD_NULL,
72};
73
Jingoo Han53c7a2f2012-12-17 16:00:52 -080074static const uint32_t lcd_vga_pass_through_tdo24m[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +080075 CMD1(0xB0, 0x16),
76 CMD1(0xBC, 0x80),
77 CMD1(0xE1, 0x00),
78 CMD1(0x36, 0x50),
79 CMD1(0x3B, 0x00),
80 CMD_NULL,
81};
82
Jingoo Han53c7a2f2012-12-17 16:00:52 -080083static const uint32_t lcd_qvga_pass_through_tdo24m[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +080084 CMD1(0xB0, 0x16),
85 CMD1(0xBC, 0x81),
86 CMD1(0xE1, 0x00),
87 CMD1(0x36, 0x50),
88 CMD1(0x3B, 0x22),
89 CMD_NULL,
90};
91
Jingoo Han53c7a2f2012-12-17 16:00:52 -080092static const uint32_t lcd_vga_transfer_tdo24m[] = {
Jingoo Han97d96552012-12-17 16:00:33 -080093 CMD1(0xcf, 0x02), /* Blanking period control (1) */
Eric Miaodd89ccb2008-09-01 06:50:23 +080094 CMD2(0xd0, 0x08, 0x04), /* Blanking period control (2) */
95 CMD1(0xd1, 0x01), /* CKV timing control on/off */
96 CMD2(0xd2, 0x14, 0x00), /* CKV 1,2 timing control */
97 CMD2(0xd3, 0x1a, 0x0f), /* OEV timing control */
98 CMD2(0xd4, 0x1f, 0xaf), /* ASW timing control (1) */
99 CMD1(0xd5, 0x14), /* ASW timing control (2) */
100 CMD0(0x21), /* Invert for normally black display */
101 CMD0(0x29), /* Display on */
102 CMD_NULL,
103};
104
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800105static const uint32_t lcd_qvga_transfer[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +0800106 CMD1(0xd6, 0x02), /* Blanking period control (1) */
107 CMD2(0xd7, 0x08, 0x04), /* Blanking period control (2) */
108 CMD1(0xd8, 0x01), /* CKV timing control on/off */
109 CMD2(0xd9, 0x00, 0x08), /* CKV 1,2 timing control */
110 CMD2(0xde, 0x05, 0x0a), /* OEV timing control */
111 CMD2(0xdf, 0x0a, 0x19), /* ASW timing control (1) */
112 CMD1(0xe0, 0x0a), /* ASW timing control (2) */
113 CMD0(0x21), /* Invert for normally black display */
114 CMD0(0x29), /* Display on */
115 CMD_NULL,
116};
117
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800118static const uint32_t lcd_vga_pass_through_tdo35s[] = {
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000119 CMD1(0xB0, 0x16),
120 CMD1(0xBC, 0x80),
121 CMD1(0xE1, 0x00),
122 CMD1(0x3B, 0x00),
123 CMD_NULL,
124};
125
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800126static const uint32_t lcd_qvga_pass_through_tdo35s[] = {
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000127 CMD1(0xB0, 0x16),
128 CMD1(0xBC, 0x81),
129 CMD1(0xE1, 0x00),
130 CMD1(0x3B, 0x22),
131 CMD_NULL,
132};
133
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800134static const uint32_t lcd_vga_transfer_tdo35s[] = {
Jingoo Han97d96552012-12-17 16:00:33 -0800135 CMD1(0xcf, 0x02), /* Blanking period control (1) */
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000136 CMD2(0xd0, 0x08, 0x04), /* Blanking period control (2) */
137 CMD1(0xd1, 0x01), /* CKV timing control on/off */
138 CMD2(0xd2, 0x00, 0x1e), /* CKV 1,2 timing control */
139 CMD2(0xd3, 0x14, 0x28), /* OEV timing control */
140 CMD2(0xd4, 0x28, 0x64), /* ASW timing control (1) */
141 CMD1(0xd5, 0x28), /* ASW timing control (2) */
142 CMD0(0x21), /* Invert for normally black display */
143 CMD0(0x29), /* Display on */
144 CMD_NULL,
145};
146
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800147static const uint32_t lcd_panel_config[] = {
Eric Miaodd89ccb2008-09-01 06:50:23 +0800148 CMD2(0xb8, 0xff, 0xf9), /* Output control */
149 CMD0(0x11), /* sleep out */
150 CMD1(0xba, 0x01), /* Display mode (1) */
151 CMD1(0xbb, 0x00), /* Display mode (2) */
152 CMD1(0x3a, 0x60), /* Display mode 18-bit RGB */
153 CMD1(0xbf, 0x10), /* Drive system change control */
154 CMD1(0xb1, 0x56), /* Booster operation setup */
155 CMD1(0xb2, 0x33), /* Booster mode setup */
156 CMD1(0xb3, 0x11), /* Booster frequency setup */
157 CMD1(0xb4, 0x02), /* Op amp/system clock */
158 CMD1(0xb5, 0x35), /* VCS voltage */
159 CMD1(0xb6, 0x40), /* VCOM voltage */
160 CMD1(0xb7, 0x03), /* External display signal */
161 CMD1(0xbd, 0x00), /* ASW slew rate */
162 CMD1(0xbe, 0x00), /* Dummy data for QuadData operation */
163 CMD1(0xc0, 0x11), /* Sleep out FR count (A) */
164 CMD1(0xc1, 0x11), /* Sleep out FR count (B) */
165 CMD1(0xc2, 0x11), /* Sleep out FR count (C) */
166 CMD2(0xc3, 0x20, 0x40), /* Sleep out FR count (D) */
167 CMD2(0xc4, 0x60, 0xc0), /* Sleep out FR count (E) */
168 CMD2(0xc5, 0x10, 0x20), /* Sleep out FR count (F) */
169 CMD1(0xc6, 0xc0), /* Sleep out FR count (G) */
170 CMD2(0xc7, 0x33, 0x43), /* Gamma 1 fine tuning (1) */
171 CMD1(0xc8, 0x44), /* Gamma 1 fine tuning (2) */
172 CMD1(0xc9, 0x33), /* Gamma 1 inclination adjustment */
173 CMD1(0xca, 0x00), /* Gamma 1 blue offset adjustment */
174 CMD2(0xec, 0x01, 0xf0), /* Horizontal clock cycles */
175 CMD_NULL,
176};
177
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800178static int tdo24m_writes(struct tdo24m *lcd, const uint32_t *array)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800179{
180 struct spi_transfer *x = &lcd->xfer;
Jingoo Han53c7a2f2012-12-17 16:00:52 -0800181 const uint32_t *p = array;
182 uint32_t data;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800183 int nparams, err = 0;
184
185 for (; *p != CMD_NULL; p++) {
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000186 if (!lcd->color_invert && *p == CMD0(0x21))
187 continue;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800188
189 nparams = (*p >> 30) & 0x3;
190
191 data = *p << (7 - nparams);
192 switch (nparams) {
193 case 0:
194 lcd->buf[0] = (data >> 8) & 0xff;
195 lcd->buf[1] = data & 0xff;
196 break;
197 case 1:
198 lcd->buf[0] = (data >> 16) & 0xff;
199 lcd->buf[1] = (data >> 8) & 0xff;
200 lcd->buf[2] = data & 0xff;
201 break;
202 case 2:
203 lcd->buf[0] = (data >> 24) & 0xff;
204 lcd->buf[1] = (data >> 16) & 0xff;
205 lcd->buf[2] = (data >> 8) & 0xff;
206 lcd->buf[3] = data & 0xff;
207 break;
208 default:
209 continue;
210 }
211 x->len = nparams + 2;
212 err = spi_sync(lcd->spi_dev, &lcd->msg);
213 if (err)
214 break;
215 }
216
217 return err;
218}
219
220static int tdo24m_adj_mode(struct tdo24m *lcd, int mode)
221{
222 switch (mode) {
223 case MODE_VGA:
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000224 tdo24m_writes(lcd, lcd_vga_pass_through_tdo24m);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800225 tdo24m_writes(lcd, lcd_panel_config);
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000226 tdo24m_writes(lcd, lcd_vga_transfer_tdo24m);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800227 break;
228 case MODE_QVGA:
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000229 tdo24m_writes(lcd, lcd_qvga_pass_through_tdo24m);
230 tdo24m_writes(lcd, lcd_panel_config);
231 tdo24m_writes(lcd, lcd_qvga_transfer);
232 break;
233 default:
234 return -EINVAL;
235 }
236
237 lcd->mode = mode;
238 return 0;
239}
240
241static int tdo35s_adj_mode(struct tdo24m *lcd, int mode)
242{
243 switch (mode) {
244 case MODE_VGA:
245 tdo24m_writes(lcd, lcd_vga_pass_through_tdo35s);
246 tdo24m_writes(lcd, lcd_panel_config);
247 tdo24m_writes(lcd, lcd_vga_transfer_tdo35s);
248 break;
249 case MODE_QVGA:
250 tdo24m_writes(lcd, lcd_qvga_pass_through_tdo35s);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800251 tdo24m_writes(lcd, lcd_panel_config);
252 tdo24m_writes(lcd, lcd_qvga_transfer);
253 break;
254 default:
255 return -EINVAL;
256 }
257
258 lcd->mode = mode;
259 return 0;
260}
261
262static int tdo24m_power_on(struct tdo24m *lcd)
263{
264 int err;
265
266 err = tdo24m_writes(lcd, lcd_panel_on);
267 if (err)
268 goto out;
269
270 err = tdo24m_writes(lcd, lcd_panel_reset);
271 if (err)
272 goto out;
273
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000274 err = lcd->adj_mode(lcd, lcd->mode);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800275out:
276 return err;
277}
278
279static int tdo24m_power_off(struct tdo24m *lcd)
280{
281 return tdo24m_writes(lcd, lcd_panel_off);
282}
283
284static int tdo24m_power(struct tdo24m *lcd, int power)
285{
286 int ret = 0;
287
288 if (POWER_IS_ON(power) && !POWER_IS_ON(lcd->power))
289 ret = tdo24m_power_on(lcd);
290 else if (!POWER_IS_ON(power) && POWER_IS_ON(lcd->power))
291 ret = tdo24m_power_off(lcd);
292
293 if (!ret)
294 lcd->power = power;
295
296 return ret;
297}
298
299
300static int tdo24m_set_power(struct lcd_device *ld, int power)
301{
302 struct tdo24m *lcd = lcd_get_data(ld);
303 return tdo24m_power(lcd, power);
304}
305
306static int tdo24m_get_power(struct lcd_device *ld)
307{
308 struct tdo24m *lcd = lcd_get_data(ld);
309 return lcd->power;
310}
311
312static int tdo24m_set_mode(struct lcd_device *ld, struct fb_videomode *m)
313{
314 struct tdo24m *lcd = lcd_get_data(ld);
315 int mode = MODE_QVGA;
316
317 if (m->xres == 640 || m->xres == 480)
318 mode = MODE_VGA;
319
320 if (lcd->mode == mode)
321 return 0;
322
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000323 return lcd->adj_mode(lcd, mode);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800324}
325
326static struct lcd_ops tdo24m_ops = {
327 .get_power = tdo24m_get_power,
328 .set_power = tdo24m_set_power,
329 .set_mode = tdo24m_set_mode,
330};
331
Bill Pemberton1b9e4502012-11-19 13:21:46 -0500332static int tdo24m_probe(struct spi_device *spi)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800333{
334 struct tdo24m *lcd;
335 struct spi_message *m;
336 struct spi_transfer *x;
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000337 struct tdo24m_platform_data *pdata;
338 enum tdo24m_model model;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800339 int err;
340
Jingoo Hanc512794c2013-11-12 15:09:04 -0800341 pdata = dev_get_platdata(&spi->dev);
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000342 if (pdata)
343 model = pdata->model;
344 else
345 model = TDO24M;
346
Eric Miaodd89ccb2008-09-01 06:50:23 +0800347 spi->bits_per_word = 8;
348 spi->mode = SPI_MODE_3;
349 err = spi_setup(spi);
350 if (err)
351 return err;
352
Jingoo Hand073adc2012-05-29 15:07:24 -0700353 lcd = devm_kzalloc(&spi->dev, sizeof(struct tdo24m), GFP_KERNEL);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800354 if (!lcd)
355 return -ENOMEM;
356
357 lcd->spi_dev = spi;
358 lcd->power = FB_BLANK_POWERDOWN;
359 lcd->mode = MODE_VGA; /* default to VGA */
360
Jingoo Hand073adc2012-05-29 15:07:24 -0700361 lcd->buf = devm_kzalloc(&spi->dev, TDO24M_SPI_BUFF_SIZE, GFP_KERNEL);
362 if (lcd->buf == NULL)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800363 return -ENOMEM;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800364
365 m = &lcd->msg;
366 x = &lcd->xfer;
367
368 spi_message_init(m);
369
Mike Rapoportf64dcac2009-11-24 10:25:33 +0200370 x->cs_change = 1;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800371 x->tx_buf = &lcd->buf[0];
372 spi_message_add_tail(x, m);
373
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000374 switch (model) {
375 case TDO24M:
376 lcd->color_invert = 1;
377 lcd->adj_mode = tdo24m_adj_mode;
378 break;
379 case TDO35S:
380 lcd->adj_mode = tdo35s_adj_mode;
381 lcd->color_invert = 0;
382 break;
383 default:
384 dev_err(&spi->dev, "Unsupported model");
Jingoo Hand073adc2012-05-29 15:07:24 -0700385 return -EINVAL;
Mike Rapoportf4f6bda2008-12-03 08:48:52 +0000386 }
387
Jingoo Han0524fc52013-11-12 15:09:32 -0800388 lcd->lcd_dev = devm_lcd_device_register(&spi->dev, "tdo24m", &spi->dev,
389 lcd, &tdo24m_ops);
Jingoo Hand073adc2012-05-29 15:07:24 -0700390 if (IS_ERR(lcd->lcd_dev))
391 return PTR_ERR(lcd->lcd_dev);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800392
Jingoo Han719d5b22013-02-21 16:43:37 -0800393 spi_set_drvdata(spi, lcd);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800394 err = tdo24m_power(lcd, FB_BLANK_UNBLANK);
395 if (err)
Jingoo Han0524fc52013-11-12 15:09:32 -0800396 return err;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800397
398 return 0;
Eric Miaodd89ccb2008-09-01 06:50:23 +0800399}
400
Bill Pemberton7e4b9d02012-11-19 13:26:34 -0500401static int tdo24m_remove(struct spi_device *spi)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800402{
Jingoo Han719d5b22013-02-21 16:43:37 -0800403 struct tdo24m *lcd = spi_get_drvdata(spi);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800404
405 tdo24m_power(lcd, FB_BLANK_POWERDOWN);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800406 return 0;
407}
408
Jingoo Han3e14e682013-04-29 16:17:47 -0700409#ifdef CONFIG_PM_SLEEP
410static int tdo24m_suspend(struct device *dev)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800411{
Jingoo Han3e14e682013-04-29 16:17:47 -0700412 struct tdo24m *lcd = dev_get_drvdata(dev);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800413
414 return tdo24m_power(lcd, FB_BLANK_POWERDOWN);
415}
416
Jingoo Han3e14e682013-04-29 16:17:47 -0700417static int tdo24m_resume(struct device *dev)
Eric Miaodd89ccb2008-09-01 06:50:23 +0800418{
Jingoo Han3e14e682013-04-29 16:17:47 -0700419 struct tdo24m *lcd = dev_get_drvdata(dev);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800420
421 return tdo24m_power(lcd, FB_BLANK_UNBLANK);
422}
Eric Miaodd89ccb2008-09-01 06:50:23 +0800423#endif
424
Jingoo Han3e14e682013-04-29 16:17:47 -0700425static SIMPLE_DEV_PM_OPS(tdo24m_pm_ops, tdo24m_suspend, tdo24m_resume);
426
Eric Miaodd89ccb2008-09-01 06:50:23 +0800427/* Power down all displays on reboot, poweroff or halt */
428static void tdo24m_shutdown(struct spi_device *spi)
429{
Jingoo Han719d5b22013-02-21 16:43:37 -0800430 struct tdo24m *lcd = spi_get_drvdata(spi);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800431
432 tdo24m_power(lcd, FB_BLANK_POWERDOWN);
433}
434
435static struct spi_driver tdo24m_driver = {
436 .driver = {
437 .name = "tdo24m",
438 .owner = THIS_MODULE,
Jingoo Han3e14e682013-04-29 16:17:47 -0700439 .pm = &tdo24m_pm_ops,
Eric Miaodd89ccb2008-09-01 06:50:23 +0800440 },
441 .probe = tdo24m_probe,
Bill Pembertond1723fa2012-11-19 13:21:09 -0500442 .remove = tdo24m_remove,
Eric Miaodd89ccb2008-09-01 06:50:23 +0800443 .shutdown = tdo24m_shutdown,
Eric Miaodd89ccb2008-09-01 06:50:23 +0800444};
445
Axel Lin462dd832012-03-23 15:01:59 -0700446module_spi_driver(tdo24m_driver);
Eric Miaodd89ccb2008-09-01 06:50:23 +0800447
448MODULE_AUTHOR("Eric Miao <eric.miao@marvell.com>");
449MODULE_DESCRIPTION("Driver for Toppoly TDO24M LCD Panel");
450MODULE_LICENSE("GPL");
Anton Vorontsove0626e32009-09-22 16:46:08 -0700451MODULE_ALIAS("spi:tdo24m");